| .. |
|
Kconfig
|
a28c94e001
hw/intc: Select MSI_NONBROKEN in RISC-V AIA interrupt controllers
|
%!s(int64=2) %!d(string=hai) anos |
|
allwinner-a10-pic.c
|
af08c70ef5
hw/intc/allwinner-a10-pic: Don't use set_bit()/clear_bit()
|
%!s(int64=2) %!d(string=hai) anos |
|
apic.c
|
cc37d98bfb
*: Add missing includes of qemu/error-report.h
|
%!s(int64=2) %!d(string=hai) anos |
|
apic_common.c
|
2b85e0cda4
hw/intc: Extract the IRQ counting functions into a separate file
|
%!s(int64=2) %!d(string=hai) anos |
|
arm_gic.c
|
3d5af538a4
hw/intc: add implementation of GICD_IIDR to Arm GIC
|
%!s(int64=2) %!d(string=hai) anos |
|
arm_gic_common.c
|
fe3c6174f2
hw/intc: Convert TYPE_ARM_GIC_COMMON to 3-phase reset
|
%!s(int64=2) %!d(string=hai) anos |
|
arm_gic_kvm.c
|
d39270b559
hw/intc: Convert TYPE_ARM_GIC_KVM to 3-phase reset
|
%!s(int64=2) %!d(string=hai) anos |
|
arm_gicv2m.c
|
50f57e09fd
arm tcg cpus: Fix Lesser GPL version number
|
%!s(int64=4) %!d(string=hai) anos |
|
arm_gicv3.c
|
31164ebf08
hw/intc/arm_gicv3: Specify valid and impl in MemoryRegionOps
|
%!s(int64=3) %!d(string=hai) anos |
|
arm_gicv3_common.c
|
183cac319e
hw/intc: Convert TYPE_ARM_GICV3_COMMON to 3-phase reset
|
%!s(int64=2) %!d(string=hai) anos |
|
arm_gicv3_cpuif.c
|
bd8db7d905
target/arm: Mark up sysregs for HFGRTR bits 36..63
|
%!s(int64=2) %!d(string=hai) anos |
|
arm_gicv3_cpuif_common.c
|
a1d742d88b
hw/intc/arm_gicv3: Extract gicv3_set_gicv3state from arm_gicv3_cpuif.c
|
%!s(int64=3) %!d(string=hai) anos |
|
arm_gicv3_dist.c
|
883f2c591f
bulk: Rename TARGET_FMT_plx -> HWADDR_FMT_plx
|
%!s(int64=2) %!d(string=hai) anos |
|
arm_gicv3_its.c
|
883f2c591f
bulk: Rename TARGET_FMT_plx -> HWADDR_FMT_plx
|
%!s(int64=2) %!d(string=hai) anos |
|
arm_gicv3_its_common.c
|
1f6887616f
hw/intc: Convert TYPE_ARM_GICV3_ITS_COMMON to 3-phase reset
|
%!s(int64=2) %!d(string=hai) anos |
|
arm_gicv3_its_kvm.c
|
227b5866c0
hw/intc: Convert TYPE_KVM_ARM_ITS to 3-phase reset
|
%!s(int64=2) %!d(string=hai) anos |
|
arm_gicv3_kvm.c
|
823300f0fc
hw/intc: Convert TYPE_KVM_ARM_GICV3 to 3-phase reset
|
%!s(int64=2) %!d(string=hai) anos |
|
arm_gicv3_redist.c
|
883f2c591f
bulk: Rename TARGET_FMT_plx -> HWADDR_FMT_plx
|
%!s(int64=2) %!d(string=hai) anos |
|
armv7m_nvic.c
|
d4fb55a608
hw/intc/armv7m_nvic: Use QOM cast CPU() macro
|
%!s(int64=2) %!d(string=hai) anos |
|
aspeed_vic.c
|
d645427057
Include migration/vmstate.h less
|
%!s(int64=6) %!d(string=hai) anos |
|
bcm2835_ic.c
|
5e78c98b7c
Mark remaining global TypeInfo instances as const
|
%!s(int64=3) %!d(string=hai) anos |
|
bcm2836_control.c
|
5e78c98b7c
Mark remaining global TypeInfo instances as const
|
%!s(int64=3) %!d(string=hai) anos |
|
etraxfs_pic.c
|
e178113ff6
hw: Replace anti-social QOM type names
|
%!s(int64=4) %!d(string=hai) anos |
|
exynos4210_combiner.c
|
883f2c591f
bulk: Rename TARGET_FMT_plx -> HWADDR_FMT_plx
|
%!s(int64=2) %!d(string=hai) anos |
|
exynos4210_gic.c
|
28298069af
Merge tag 'misc-pull-request' of gitlab.com:marcandre.lureau/qemu into staging
|
%!s(int64=3) %!d(string=hai) anos |
|
gic_internal.h
|
b6e6c65151
hw/intc/arm_gic: Drop GIC_BASE_IRQ macro
|
%!s(int64=7) %!d(string=hai) anos |
|
gicv3_internal.h
|
e2d5e189aa
hw/intc/arm_gicv3: Update ID and feature registers for GICv4
|
%!s(int64=3) %!d(string=hai) anos |
|
goldfish_pic.c
|
65b4c8c759
hw/m68k: Fix typo in SPDX tag
|
%!s(int64=3) %!d(string=hai) anos |
|
grlib_irqmp.c
|
2068cabd3f
Do not include cpu.h if it's not really necessary
|
%!s(int64=4) %!d(string=hai) anos |
|
heathrow_pic.c
|
443f07b73d
hw/ppc/mac.h: Rename to include/hw/nvram/mac_nvram.h
|
%!s(int64=2) %!d(string=hai) anos |
|
i8259.c
|
ecb0e98b4f
hw/intc/i8259: Implement legacy LTIM Edge/Level Bank Select
|
%!s(int64=2) %!d(string=hai) anos |
|
i8259_common.c
|
ecb0e98b4f
hw/intc/i8259: Implement legacy LTIM Edge/Level Bank Select
|
%!s(int64=2) %!d(string=hai) anos |
|
imx_avic.c
|
d645427057
Include migration/vmstate.h less
|
%!s(int64=6) %!d(string=hai) anos |
|
imx_gpcv2.c
|
19f4ed3652
hw: Do not include qemu/log.h if it is not necessary
|
%!s(int64=4) %!d(string=hai) anos |
|
intc.c
|
120e512b7f
intc: add an interface to gather statistics/informations on interrupt controllers
|
%!s(int64=9) %!d(string=hai) anos |
|
ioapic.c
|
54ad31fb0a
hw/intc/ioapic: Update KVM routes before redelivering IRQ, on RTE update
|
%!s(int64=2) %!d(string=hai) anos |
|
ioapic_common.c
|
7f54640b4b
hw: Move ioapic*.h to intc/
|
%!s(int64=2) %!d(string=hai) anos |
|
ioapic_internal.h
|
7f54640b4b
hw: Move ioapic*.h to intc/
|
%!s(int64=2) %!d(string=hai) anos |
|
kvm_irqcount.c
|
2b85e0cda4
hw/intc: Extract the IRQ counting functions into a separate file
|
%!s(int64=2) %!d(string=hai) anos |
|
loongarch_extioi.c
|
a649fffcc9
hw/intc: Fix LoongArch extioi coreisr accessing
|
%!s(int64=2) %!d(string=hai) anos |
|
loongarch_ipi.c
|
5ef4a4af8b
hw/intc: Fix LoongArch ipi device emulation
|
%!s(int64=2) %!d(string=hai) anos |
|
loongarch_pch_msi.c
|
6027d27405
hw/intc/loongarch_pch_msi: add irq number property
|
%!s(int64=2) %!d(string=hai) anos |
|
loongarch_pch_pic.c
|
f4d10ce8aa
hw/intc/loongarch_pch: Change default irq number of pch irq controller
|
%!s(int64=2) %!d(string=hai) anos |
|
loongson_liointc.c
|
6902759965
hw/intc/loongson_liointc: Fix per core ISR handling
|
%!s(int64=4) %!d(string=hai) anos |
|
m68k_irqc.c
|
65b4c8c759
hw/m68k: Fix typo in SPDX tag
|
%!s(int64=3) %!d(string=hai) anos |
|
meson.build
|
550174d629
hw/intc: Mark more interrupt-controller files as target independent
|
%!s(int64=2) %!d(string=hai) anos |
|
mips_gic.c
|
10997f2d1d
hw/mips: Declare all length properties as unsigned
|
%!s(int64=2) %!d(string=hai) anos |
|
nios2_vic.c
|
c46cabd4a9
hw/intc: Vectored Interrupt Controller (VIC)
|
%!s(int64=3) %!d(string=hai) anos |
|
omap_intc.c
|
bded15c91c
hw/intc/omap_intc: Use CamelCase for TYPE_OMAP_INTC type name
|
%!s(int64=2) %!d(string=hai) anos |
|
ompic.c
|
19f4ed3652
hw: Do not include qemu/log.h if it is not necessary
|
%!s(int64=4) %!d(string=hai) anos |
|
openpic.c
|
443f07b73d
hw/ppc/mac.h: Rename to include/hw/nvram/mac_nvram.h
|
%!s(int64=2) %!d(string=hai) anos |
|
openpic_kvm.c
|
142518bda5
memory: Name all the memory listeners
|
%!s(int64=3) %!d(string=hai) anos |
|
pl190.c
|
8063396bf3
Use OBJECT_DECLARE_SIMPLE_TYPE when possible
|
%!s(int64=4) %!d(string=hai) anos |
|
pnv_xive.c
|
2c6fe2e214
include/hw/ppc: Split pnv_chip.h off pnv.h
|
%!s(int64=2) %!d(string=hai) anos |
|
pnv_xive2.c
|
2c6fe2e214
include/hw/ppc: Split pnv_chip.h off pnv.h
|
%!s(int64=2) %!d(string=hai) anos |
|
pnv_xive2_regs.h
|
835806f1f9
pnv/xive2: Add support for automatic save&restore
|
%!s(int64=3) %!d(string=hai) anos |
|
pnv_xive_regs.h
|
2dfa91a2aa
ppc/pnv: add a XIVE interrupt controller model for POWER9
|
%!s(int64=6) %!d(string=hai) anos |
|
ppc-uic.c
|
a55b213646
hw/intc/ppc-uic: Convert ppc-uic to a PPC4xx DCR device
|
%!s(int64=3) %!d(string=hai) anos |
|
realview_gic.c
|
668f62ec62
error: Eliminate error_propagate() with Coccinelle, part 1
|
%!s(int64=5) %!d(string=hai) anos |
|
riscv_aclint.c
|
64452a09c5
hw: intc: Use cpu_by_arch_id to fetch CPU state
|
%!s(int64=2) %!d(string=hai) anos |
|
riscv_aplic.c
|
64452a09c5
hw: intc: Use cpu_by_arch_id to fetch CPU state
|
%!s(int64=2) %!d(string=hai) anos |
|
riscv_imsic.c
|
64452a09c5
hw: intc: Use cpu_by_arch_id to fetch CPU state
|
%!s(int64=2) %!d(string=hai) anos |
|
rx_icu.c
|
57bdec5c46
hw/intc: fix heap-buffer-overflow in rxicu_realize()
|
%!s(int64=4) %!d(string=hai) anos |
|
s390_flic.c
|
2068cabd3f
Do not include cpu.h if it's not really necessary
|
%!s(int64=4) %!d(string=hai) anos |
|
s390_flic_kvm.c
|
8e3b0cbb72
Replace qemu_real_host_page variables with inlined functions
|
%!s(int64=3) %!d(string=hai) anos |
|
sh_intc.c
|
3233178789
hw/intc/sh_intc: Remove unneeded local variable initialisers
|
%!s(int64=3) %!d(string=hai) anos |
|
sifive_plic.c
|
bc92f26151
hw/intc: sifive_plic: Fix the pending register range check
|
%!s(int64=2) %!d(string=hai) anos |
|
slavio_intctl.c
|
8063396bf3
Use OBJECT_DECLARE_SIMPLE_TYPE when possible
|
%!s(int64=4) %!d(string=hai) anos |
|
spapr_xive.c
|
0aa2612a01
ppc/xive: Add support for PQ state bits offload
|
%!s(int64=3) %!d(string=hai) anos |
|
spapr_xive_kvm.c
|
644c68696e
spapr/xive: Use xive_esb_rw() to trigger interrupts
|
%!s(int64=3) %!d(string=hai) anos |
|
trace-events
|
2b85e0cda4
hw/intc: Extract the IRQ counting functions into a separate file
|
%!s(int64=2) %!d(string=hai) anos |
|
trace.h
|
243af0225a
trace: switch position of headers to what Meson requires
|
%!s(int64=5) %!d(string=hai) anos |
|
vgic_common.h
|
4b3cfe72d9
intc/gic: Extract some reusable vGIC code
|
%!s(int64=10) %!d(string=hai) anos |
|
xics.c
|
a359da4c62
hw/intc/xics: Convert TYPE_ICS to 3-phase reset
|
%!s(int64=2) %!d(string=hai) anos |
|
xics_kvm.c
|
0f9668e0c1
Remove qemu-common.h include from most units
|
%!s(int64=3) %!d(string=hai) anos |
|
xics_pnv.c
|
f70c59668c
non-virt: Fix Lesser GPL version number
|
%!s(int64=4) %!d(string=hai) anos |
|
xics_spapr.c
|
2068cabd3f
Do not include cpu.h if it's not really necessary
|
%!s(int64=4) %!d(string=hai) anos |
|
xilinx_intc.c
|
d2960be0c3
hw/intc/xilinx_intc: Use 'XpsIntc' typedef instead of 'struct xlx_pic'
|
%!s(int64=2) %!d(string=hai) anos |
|
xive.c
|
9fd0122e7d
ppc64: Allocate IRQ lines with qdev_init_gpio_in()
|
%!s(int64=3) %!d(string=hai) anos |
|
xive2.c
|
f657721187
ppc/xive: Update the state of the External interrupt signal
|
%!s(int64=3) %!d(string=hai) anos |
|
xlnx-pmu-iomod-intc.c
|
4f67d30b5e
qdev: set properties with device_class_set_props()
|
%!s(int64=5) %!d(string=hai) anos |
|
xlnx-zynqmp-ipi.c
|
d645427057
Include migration/vmstate.h less
|
%!s(int64=6) %!d(string=hai) anos |
Peter Maydell
af08c70ef5
hw/intc/allwinner-a10-pic: Don't use set_bit()/clear_bit()