Home Explore Help
Register Sign In
FangSoftSoft
/
qemu
mirror of https://github.com/utmapp/qemu.git
2
0
Fork 0
Files Issues 0 Wiki
Tree: v8.0.0-utm
Branches Tags
qemu
/
hw
/
gpio
/
trace-events

trace-events 2.2 KB
Permalink History Raw

123456789101112131415161718192021222324252627282930313233 
  1. # See docs/devel/tracing.rst for syntax documentation.
    2. 

  2. 

  3. # npcm7xx_gpio.c
    4. 

  4. npcm7xx_gpio_read(const char *id, uint64_t offset, uint64_t value) " %s offset: 0x%04" PRIx64 " value 0x%08" PRIx64
    5. 

  5. npcm7xx_gpio_write(const char *id, uint64_t offset, uint64_t value) "%s offset: 0x%04" PRIx64 " value 0x%08" PRIx64
    6. 

  6. npcm7xx_gpio_set_input(const char *id, int32_t line, int32_t level) "%s line: %" PRIi32 " level: %" PRIi32
    7. 

  7. npcm7xx_gpio_set_output(const char *id, int32_t line, int32_t level) "%s line: %" PRIi32 " level: %" PRIi32
    8. 

  8. npcm7xx_gpio_update_events(const char *id, uint32_t evst, uint32_t even) "%s evst: 0x%08" PRIx32 " even: 0x%08" PRIx32
    9. 

  9. 

  10. # nrf51_gpio.c
    11. 

  11. nrf51_gpio_read(uint64_t offset, uint64_t r) "offset 0x%" PRIx64 " value 0x%" PRIx64
    12. 

  12. nrf51_gpio_write(uint64_t offset, uint64_t value) "offset 0x%" PRIx64 " value 0x%" PRIx64
    13. 

  13. nrf51_gpio_set(int64_t line, int64_t value) "line %" PRIi64 " value %" PRIi64
    14. 

  14. nrf51_gpio_update_output_irq(int64_t line, int64_t value) "line %" PRIi64 " value %" PRIi64
    15. 

  15. 

  16. # pl061.c
    17. 

  17. pl061_update(const char *id, uint32_t dir, uint32_t data, uint32_t pullups, uint32_t floating) "%s GPIODIR 0x%x GPIODATA 0x%x pullups 0x%x floating 0x%x"
    18. 

  18. pl061_set_output(const char *id, int gpio, int level) "%s setting output %d to %d"
    19. 

  19. pl061_input_change(const char *id, int gpio, int level) "%s input %d changed to %d"
    20. 

  20. pl061_update_istate(const char *id, uint32_t istate, uint32_t im, int level) "%s GPIORIS 0x%x GPIOIE 0x%x interrupt level %d"
    21. 

  21. pl061_read(const char *id, uint64_t offset, uint64_t r) "%s offset 0x%" PRIx64 " value 0x%" PRIx64
    22. 

  22. pl061_write(const char *id, uint64_t offset, uint64_t value) "%s offset 0x%" PRIx64 " value 0x%" PRIx64
    23. 

  23. pl061_reset(const char *id) "%s reset"
    24. 

  24. 

  25. # sifive_gpio.c
    26. 

  26. sifive_gpio_read(uint64_t offset, uint64_t r) "offset 0x%" PRIx64 " value 0x%" PRIx64
    27. 

  27. sifive_gpio_write(uint64_t offset, uint64_t value) "offset 0x%" PRIx64 " value 0x%" PRIx64
    28. 

  28. sifive_gpio_set(int64_t line, int64_t value) "line %" PRIi64 " value %" PRIi64
    29. 

  29. sifive_gpio_update_output_irq(int64_t line, int64_t value) "line %" PRIi64 " value %" PRIi64
    30. 

  30. 

  31. # aspeed_gpio.c
    32. 

  32. aspeed_gpio_read(uint64_t offset, uint64_t value) "offset: 0x%" PRIx64 " value 0x%" PRIx64
    33. 

  33. aspeed_gpio_write(uint64_t offset, uint64_t value) "offset: 0x%" PRIx64 " value 0x%" PRIx64
    34.