cpu_loop.c 6.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207
  1. /*
  2. * qemu user cpu loop
  3. *
  4. * Copyright (c) 2003-2008 Fabrice Bellard
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #include "qemu/osdep.h"
  20. #include "qemu.h"
  21. #include "user-internals.h"
  22. #include "user/cpu_loop.h"
  23. #include "signal-common.h"
  24. static abi_ulong hppa_lws(CPUHPPAState *env)
  25. {
  26. CPUState *cs = env_cpu(env);
  27. uint32_t which = env->gr[20];
  28. abi_ulong addr = env->gr[26];
  29. abi_ulong old = env->gr[25];
  30. abi_ulong new = env->gr[24];
  31. abi_ulong size, ret;
  32. switch (which) {
  33. default:
  34. return -TARGET_ENOSYS;
  35. case 0: /* elf32 atomic 32bit cmpxchg */
  36. if ((addr & 3) || !access_ok(cs, VERIFY_WRITE, addr, 4)) {
  37. return -TARGET_EFAULT;
  38. }
  39. old = tswap32(old);
  40. new = tswap32(new);
  41. ret = qatomic_cmpxchg((uint32_t *)g2h(cs, addr), old, new);
  42. ret = tswap32(ret);
  43. break;
  44. case 2: /* elf32 atomic "new" cmpxchg */
  45. size = env->gr[23];
  46. if (size >= 4) {
  47. return -TARGET_ENOSYS;
  48. }
  49. if (((addr | old | new) & ((1 << size) - 1))
  50. || !access_ok(cs, VERIFY_WRITE, addr, 1 << size)
  51. || !access_ok(cs, VERIFY_READ, old, 1 << size)
  52. || !access_ok(cs, VERIFY_READ, new, 1 << size)) {
  53. return -TARGET_EFAULT;
  54. }
  55. /* Note that below we use host-endian loads so that the cmpxchg
  56. can be host-endian as well. */
  57. switch (size) {
  58. case 0:
  59. old = *(uint8_t *)g2h(cs, old);
  60. new = *(uint8_t *)g2h(cs, new);
  61. ret = qatomic_cmpxchg((uint8_t *)g2h(cs, addr), old, new);
  62. ret = ret != old;
  63. break;
  64. case 1:
  65. old = *(uint16_t *)g2h(cs, old);
  66. new = *(uint16_t *)g2h(cs, new);
  67. ret = qatomic_cmpxchg((uint16_t *)g2h(cs, addr), old, new);
  68. ret = ret != old;
  69. break;
  70. case 2:
  71. old = *(uint32_t *)g2h(cs, old);
  72. new = *(uint32_t *)g2h(cs, new);
  73. ret = qatomic_cmpxchg((uint32_t *)g2h(cs, addr), old, new);
  74. ret = ret != old;
  75. break;
  76. case 3:
  77. {
  78. uint64_t o64, n64, r64;
  79. o64 = *(uint64_t *)g2h(cs, old);
  80. n64 = *(uint64_t *)g2h(cs, new);
  81. #ifdef CONFIG_ATOMIC64
  82. r64 = qatomic_cmpxchg__nocheck((aligned_uint64_t *)g2h(cs, addr),
  83. o64, n64);
  84. ret = r64 != o64;
  85. #else
  86. start_exclusive();
  87. r64 = *(uint64_t *)g2h(cs, addr);
  88. ret = 1;
  89. if (r64 == o64) {
  90. *(uint64_t *)g2h(cs, addr) = n64;
  91. ret = 0;
  92. }
  93. end_exclusive();
  94. #endif
  95. }
  96. break;
  97. default:
  98. g_assert_not_reached();
  99. }
  100. break;
  101. }
  102. env->gr[28] = ret;
  103. return 0;
  104. }
  105. void cpu_loop(CPUHPPAState *env)
  106. {
  107. CPUState *cs = env_cpu(env);
  108. abi_ulong ret, si_code = 0;
  109. int trapnr;
  110. while (1) {
  111. cpu_exec_start(cs);
  112. trapnr = cpu_exec(cs);
  113. cpu_exec_end(cs);
  114. process_queued_cpu_work(cs);
  115. switch (trapnr) {
  116. case EXCP_SYSCALL:
  117. ret = do_syscall(env, env->gr[20],
  118. env->gr[26], env->gr[25],
  119. env->gr[24], env->gr[23],
  120. env->gr[22], env->gr[21], 0, 0);
  121. switch (ret) {
  122. default:
  123. env->gr[28] = ret;
  124. /* We arrived here by faking the gateway page. Return. */
  125. env->iaoq_f = env->gr[31] | PRIV_USER;
  126. env->iaoq_b = env->iaoq_f + 4;
  127. break;
  128. case -QEMU_ERESTARTSYS:
  129. case -QEMU_ESIGRETURN:
  130. break;
  131. }
  132. break;
  133. case EXCP_SYSCALL_LWS:
  134. env->gr[21] = hppa_lws(env);
  135. /* We arrived here by faking the gateway page. Return. */
  136. env->iaoq_f = env->gr[31] | PRIV_USER;
  137. env->iaoq_b = env->iaoq_f + 4;
  138. break;
  139. case EXCP_IMP:
  140. force_sig_fault(TARGET_SIGSEGV, TARGET_SEGV_MAPERR, env->iaoq_f);
  141. break;
  142. case EXCP_ILL:
  143. force_sig_fault(TARGET_SIGILL, TARGET_ILL_ILLOPC, env->iaoq_f);
  144. break;
  145. case EXCP_PRIV_OPR:
  146. /* check for glibc ABORT_INSTRUCTION "iitlbp %r0,(%sr0, %r0)" */
  147. if (env->cr[CR_IIR] == 0x04000000) {
  148. force_sig_fault(TARGET_SIGILL, TARGET_ILL_ILLOPC, env->iaoq_f);
  149. } else {
  150. force_sig_fault(TARGET_SIGILL, TARGET_ILL_PRVOPC, env->iaoq_f);
  151. }
  152. break;
  153. case EXCP_PRIV_REG:
  154. force_sig_fault(TARGET_SIGILL, TARGET_ILL_PRVREG, env->iaoq_f);
  155. break;
  156. case EXCP_OVERFLOW:
  157. force_sig_fault(TARGET_SIGFPE, TARGET_FPE_INTOVF, env->iaoq_f);
  158. break;
  159. case EXCP_COND:
  160. force_sig_fault(TARGET_SIGFPE, TARGET_FPE_CONDTRAP, env->iaoq_f);
  161. break;
  162. case EXCP_ASSIST:
  163. #define set_si_code(mask, val) \
  164. if (env->fr[0] & mask) { si_code = val; }
  165. set_si_code(R_FPSR_FLG_I_MASK, TARGET_FPE_FLTRES);
  166. set_si_code(R_FPSR_FLG_U_MASK, TARGET_FPE_FLTUND);
  167. set_si_code(R_FPSR_FLG_O_MASK, TARGET_FPE_FLTOVF);
  168. set_si_code(R_FPSR_FLG_Z_MASK, TARGET_FPE_FLTDIV);
  169. set_si_code(R_FPSR_FLG_V_MASK, TARGET_FPE_FLTINV);
  170. #undef set_si_code
  171. force_sig_fault(TARGET_SIGFPE, si_code, env->iaoq_f);
  172. break;
  173. case EXCP_BREAK:
  174. force_sig_fault(TARGET_SIGTRAP, TARGET_TRAP_BRKPT, env->iaoq_f);
  175. break;
  176. case EXCP_DEBUG:
  177. force_sig_fault(TARGET_SIGTRAP, TARGET_TRAP_BRKPT, env->iaoq_f);
  178. break;
  179. case EXCP_INTERRUPT:
  180. /* just indicate that signals should be handled asap */
  181. break;
  182. default:
  183. EXCP_DUMP(env, "qemu: unhandled CPU exception 0x%x - aborting\n", trapnr);
  184. abort();
  185. }
  186. process_pending_signals(env);
  187. }
  188. }
  189. void target_cpu_copy_regs(CPUArchState *env, target_pt_regs *regs)
  190. {
  191. int i;
  192. for (i = 1; i < 32; i++) {
  193. env->gr[i] = regs->gr[i];
  194. }
  195. env->iaoq_f = regs->iaoq[0];
  196. env->iaoq_b = regs->iaoq[1];
  197. }