Jonathan Cameron fa19fe4e3a hw/pci-bridge/cxl-upstream: Add properties to control link speed and width 11 месяцев назад
..
cxl_upstream_port.h fa19fe4e3a hw/pci-bridge/cxl-upstream: Add properties to control link speed and width 9 месяцев назад
pci_expander_bridge.h 7bd1900b36 pci/pci_expander_bridge: For CXL HB delay the HB register memory region setup. 3 лет назад
simba.h 8063396bf3 Use OBJECT_DECLARE_SIMPLE_TYPE when possible 4 лет назад
xio3130_downstream.h c41481af9a pci: expose TYPE_XIO3130_DOWNSTREAM name 3 лет назад