stm32f405_soc.h 2.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677
  1. /*
  2. * STM32F405 SoC
  3. *
  4. * Copyright (c) 2014 Alistair Francis <alistair@alistair23.me>
  5. *
  6. * Permission is hereby granted, free of charge, to any person obtaining a copy
  7. * of this software and associated documentation files (the "Software"), to deal
  8. * in the Software without restriction, including without limitation the rights
  9. * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  10. * copies of the Software, and to permit persons to whom the Software is
  11. * furnished to do so, subject to the following conditions:
  12. *
  13. * The above copyright notice and this permission notice shall be included in
  14. * all copies or substantial portions of the Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  21. * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  22. * THE SOFTWARE.
  23. */
  24. #ifndef HW_ARM_STM32F405_SOC_H
  25. #define HW_ARM_STM32F405_SOC_H
  26. #include "hw/misc/stm32_rcc.h"
  27. #include "hw/misc/stm32f4xx_syscfg.h"
  28. #include "hw/timer/stm32f2xx_timer.h"
  29. #include "hw/char/stm32f2xx_usart.h"
  30. #include "hw/adc/stm32f2xx_adc.h"
  31. #include "hw/misc/stm32f4xx_exti.h"
  32. #include "hw/or-irq.h"
  33. #include "hw/ssi/stm32f2xx_spi.h"
  34. #include "hw/arm/armv7m.h"
  35. #include "qom/object.h"
  36. #define TYPE_STM32F405_SOC "stm32f405-soc"
  37. OBJECT_DECLARE_SIMPLE_TYPE(STM32F405State, STM32F405_SOC)
  38. #define STM_NUM_USARTS 7
  39. #define STM_NUM_TIMERS 4
  40. #define STM_NUM_ADCS 6
  41. #define STM_NUM_SPIS 6
  42. #define FLASH_BASE_ADDRESS 0x08000000
  43. #define FLASH_SIZE (1024 * 1024)
  44. #define SRAM_BASE_ADDRESS 0x20000000
  45. #define SRAM_SIZE (128 * 1024)
  46. #define CCM_BASE_ADDRESS 0x10000000
  47. #define CCM_SIZE (64 * 1024)
  48. struct STM32F405State {
  49. SysBusDevice parent_obj;
  50. ARMv7MState armv7m;
  51. STM32RccState rcc;
  52. STM32F4xxSyscfgState syscfg;
  53. STM32F4xxExtiState exti;
  54. STM32F2XXUsartState usart[STM_NUM_USARTS];
  55. STM32F2XXTimerState timer[STM_NUM_TIMERS];
  56. OrIRQState adc_irqs;
  57. STM32F2XXADCState adc[STM_NUM_ADCS];
  58. STM32F2XXSPIState spi[STM_NUM_SPIS];
  59. MemoryRegion ccm;
  60. MemoryRegion sram;
  61. MemoryRegion flash;
  62. MemoryRegion flash_alias;
  63. Clock *sysclk;
  64. Clock *refclk;
  65. };
  66. #endif