isa-superio.c 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198
  1. /*
  2. * Generic ISA Super I/O
  3. *
  4. * Copyright (c) 2010-2012 Herve Poussineau
  5. * Copyright (c) 2011-2012 Andreas Färber
  6. * Copyright (c) 2018 Philippe Mathieu-Daudé
  7. *
  8. * This work is licensed under the terms of the GNU GPL, version 2 or later.
  9. * See the COPYING file in the top-level directory.
  10. * SPDX-License-Identifier: GPL-2.0-or-later
  11. */
  12. #include "qemu/osdep.h"
  13. #include "qemu/error-report.h"
  14. #include "qemu/module.h"
  15. #include "qapi/error.h"
  16. #include "system/blockdev.h"
  17. #include "chardev/char.h"
  18. #include "hw/char/parallel.h"
  19. #include "hw/block/fdc.h"
  20. #include "hw/isa/superio.h"
  21. #include "hw/qdev-properties.h"
  22. #include "hw/input/i8042.h"
  23. #include "hw/char/parallel-isa.h"
  24. #include "hw/char/serial-isa.h"
  25. #include "trace.h"
  26. static void isa_superio_realize(DeviceState *dev, Error **errp)
  27. {
  28. ISASuperIODevice *sio = ISA_SUPERIO(dev);
  29. ISASuperIOClass *k = ISA_SUPERIO_GET_CLASS(sio);
  30. ISABus *bus = isa_bus_from_device(ISA_DEVICE(dev));
  31. ISADevice *isa;
  32. DeviceState *d;
  33. Chardev *chr;
  34. DriveInfo *fd[MAX_FD];
  35. char *name;
  36. int i;
  37. /* Parallel port */
  38. for (i = 0; i < k->parallel.count; i++) {
  39. if (i >= ARRAY_SIZE(sio->parallel)) {
  40. warn_report("superio: ignoring %td parallel controllers",
  41. k->parallel.count - ARRAY_SIZE(sio->parallel));
  42. break;
  43. }
  44. if (!k->parallel.is_enabled || k->parallel.is_enabled(sio, i)) {
  45. /* FIXME use a qdev chardev prop instead of parallel_hds[] */
  46. chr = parallel_hds[i];
  47. if (chr == NULL) {
  48. name = g_strdup_printf("discarding-parallel%d", i);
  49. chr = qemu_chr_new(name, "null", NULL);
  50. } else {
  51. name = g_strdup_printf("parallel%d", i);
  52. }
  53. isa = isa_new(TYPE_ISA_PARALLEL);
  54. d = DEVICE(isa);
  55. qdev_prop_set_uint32(d, "index", i);
  56. if (k->parallel.get_iobase) {
  57. qdev_prop_set_uint32(d, "iobase",
  58. k->parallel.get_iobase(sio, i));
  59. }
  60. if (k->parallel.get_irq) {
  61. qdev_prop_set_uint32(d, "irq", k->parallel.get_irq(sio, i));
  62. }
  63. qdev_prop_set_chr(d, "chardev", chr);
  64. object_property_add_child(OBJECT(dev), name, OBJECT(isa));
  65. isa_realize_and_unref(isa, bus, &error_fatal);
  66. sio->parallel[i] = isa;
  67. trace_superio_create_parallel(i,
  68. k->parallel.get_iobase ?
  69. k->parallel.get_iobase(sio, i) : -1,
  70. k->parallel.get_irq ?
  71. k->parallel.get_irq(sio, i) : -1);
  72. g_free(name);
  73. }
  74. }
  75. /* Serial */
  76. for (i = 0; i < k->serial.count; i++) {
  77. if (i >= ARRAY_SIZE(sio->serial)) {
  78. warn_report("superio: ignoring %td serial controllers",
  79. k->serial.count - ARRAY_SIZE(sio->serial));
  80. break;
  81. }
  82. if (!k->serial.is_enabled || k->serial.is_enabled(sio, i)) {
  83. /* FIXME use a qdev chardev prop instead of serial_hd() */
  84. chr = serial_hd(i);
  85. if (chr == NULL) {
  86. name = g_strdup_printf("discarding-serial%d", i);
  87. chr = qemu_chr_new(name, "null", NULL);
  88. } else {
  89. name = g_strdup_printf("serial%d", i);
  90. }
  91. isa = isa_new(TYPE_ISA_SERIAL);
  92. d = DEVICE(isa);
  93. qdev_prop_set_uint32(d, "index", i);
  94. if (k->serial.get_iobase) {
  95. qdev_prop_set_uint32(d, "iobase",
  96. k->serial.get_iobase(sio, i));
  97. }
  98. if (k->serial.get_irq) {
  99. qdev_prop_set_uint32(d, "irq", k->serial.get_irq(sio, i));
  100. }
  101. qdev_prop_set_chr(d, "chardev", chr);
  102. object_property_add_child(OBJECT(dev), name, OBJECT(isa));
  103. isa_realize_and_unref(isa, bus, &error_fatal);
  104. sio->serial[i] = isa;
  105. trace_superio_create_serial(i,
  106. k->serial.get_iobase ?
  107. k->serial.get_iobase(sio, i) : -1,
  108. k->serial.get_irq ?
  109. k->serial.get_irq(sio, i) : -1);
  110. g_free(name);
  111. }
  112. }
  113. /* Floppy disc */
  114. assert(k->floppy.count <= 1);
  115. if (k->floppy.count &&
  116. (!k->floppy.is_enabled || k->floppy.is_enabled(sio, 0))) {
  117. isa = isa_new(TYPE_ISA_FDC);
  118. d = DEVICE(isa);
  119. if (k->floppy.get_iobase) {
  120. qdev_prop_set_uint32(d, "iobase", k->floppy.get_iobase(sio, 0));
  121. }
  122. if (k->floppy.get_irq) {
  123. qdev_prop_set_uint32(d, "irq", k->floppy.get_irq(sio, 0));
  124. }
  125. /* FIXME use a qdev drive property instead of drive_get() */
  126. for (i = 0; i < MAX_FD; i++) {
  127. fd[i] = drive_get(IF_FLOPPY, 0, i);
  128. }
  129. object_property_add_child(OBJECT(sio), "isa-fdc", OBJECT(isa));
  130. isa_realize_and_unref(isa, bus, &error_fatal);
  131. isa_fdc_init_drives(isa, fd);
  132. sio->floppy = isa;
  133. trace_superio_create_floppy(0,
  134. k->floppy.get_iobase ?
  135. k->floppy.get_iobase(sio, 0) : -1,
  136. k->floppy.get_irq ?
  137. k->floppy.get_irq(sio, 0) : -1);
  138. }
  139. /* Keyboard, mouse */
  140. isa = isa_new(TYPE_I8042);
  141. object_property_add_child(OBJECT(sio), TYPE_I8042, OBJECT(isa));
  142. isa_realize_and_unref(isa, bus, &error_fatal);
  143. sio->kbc = isa;
  144. /* IDE */
  145. if (k->ide.count && (!k->ide.is_enabled || k->ide.is_enabled(sio, 0))) {
  146. isa = isa_new("isa-ide");
  147. d = DEVICE(isa);
  148. if (k->ide.get_iobase) {
  149. qdev_prop_set_uint32(d, "iobase", k->ide.get_iobase(sio, 0));
  150. }
  151. if (k->ide.get_iobase) {
  152. qdev_prop_set_uint32(d, "iobase2", k->ide.get_iobase(sio, 1));
  153. }
  154. if (k->ide.get_irq) {
  155. qdev_prop_set_uint32(d, "irq", k->ide.get_irq(sio, 0));
  156. }
  157. object_property_add_child(OBJECT(sio), "isa-ide", OBJECT(isa));
  158. isa_realize_and_unref(isa, bus, &error_fatal);
  159. sio->ide = isa;
  160. trace_superio_create_ide(0,
  161. k->ide.get_iobase ?
  162. k->ide.get_iobase(sio, 0) : -1,
  163. k->ide.get_irq ?
  164. k->ide.get_irq(sio, 0) : -1);
  165. }
  166. }
  167. static void isa_superio_class_init(ObjectClass *oc, void *data)
  168. {
  169. DeviceClass *dc = DEVICE_CLASS(oc);
  170. dc->realize = isa_superio_realize;
  171. /* Reason: Uses parallel_hds[0] in realize(), so it can't be used twice */
  172. dc->user_creatable = false;
  173. }
  174. static const TypeInfo isa_superio_type_info = {
  175. .name = TYPE_ISA_SUPERIO,
  176. .parent = TYPE_ISA_DEVICE,
  177. .abstract = true,
  178. .class_size = sizeof(ISASuperIOClass),
  179. .class_init = isa_superio_class_init,
  180. .instance_size = sizeof(ISASuperIODevice),
  181. };
  182. static void isa_superio_register_types(void)
  183. {
  184. type_register_static(&isa_superio_type_info);
  185. }
  186. type_init(isa_superio_register_types)