bitbang_i2c.c 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246
  1. /*
  2. * Bit-Bang i2c emulation extracted from
  3. * Marvell MV88W8618 / Freecom MusicPal emulation.
  4. *
  5. * Copyright (c) 2008 Jan Kiszka
  6. *
  7. * This code is licensed under the GNU GPL v2.
  8. *
  9. * Contributions after 2012-01-13 are licensed under the terms of the
  10. * GNU GPL, version 2 or (at your option) any later version.
  11. */
  12. #include "qemu/osdep.h"
  13. #include "hw/irq.h"
  14. #include "hw/i2c/bitbang_i2c.h"
  15. #include "hw/sysbus.h"
  16. #include "qemu/module.h"
  17. #include "qom/object.h"
  18. #include "trace.h"
  19. /* bitbang_i2c_state enum to name */
  20. static const char * const sname[] = {
  21. #define NAME(e) [e] = stringify(e)
  22. NAME(STOPPED),
  23. [SENDING_BIT7] = "SENDING_BIT7 (START)",
  24. NAME(SENDING_BIT6),
  25. NAME(SENDING_BIT5),
  26. NAME(SENDING_BIT4),
  27. NAME(SENDING_BIT3),
  28. NAME(SENDING_BIT2),
  29. NAME(SENDING_BIT1),
  30. NAME(SENDING_BIT0),
  31. NAME(WAITING_FOR_ACK),
  32. [RECEIVING_BIT7] = "RECEIVING_BIT7 (ACK)",
  33. NAME(RECEIVING_BIT6),
  34. NAME(RECEIVING_BIT5),
  35. NAME(RECEIVING_BIT4),
  36. NAME(RECEIVING_BIT3),
  37. NAME(RECEIVING_BIT2),
  38. NAME(RECEIVING_BIT1),
  39. NAME(RECEIVING_BIT0),
  40. NAME(SENDING_ACK),
  41. NAME(SENT_NACK)
  42. #undef NAME
  43. };
  44. static void bitbang_i2c_set_state(bitbang_i2c_interface *i2c,
  45. bitbang_i2c_state state)
  46. {
  47. trace_bitbang_i2c_state(sname[i2c->state], sname[state]);
  48. i2c->state = state;
  49. }
  50. static void bitbang_i2c_enter_stop(bitbang_i2c_interface *i2c)
  51. {
  52. if (i2c->current_addr >= 0)
  53. i2c_end_transfer(i2c->bus);
  54. i2c->current_addr = -1;
  55. bitbang_i2c_set_state(i2c, STOPPED);
  56. }
  57. /* Set device data pin. */
  58. static int bitbang_i2c_ret(bitbang_i2c_interface *i2c, int level)
  59. {
  60. trace_bitbang_i2c_data(i2c->last_clock, i2c->last_data,
  61. i2c->device_out, level);
  62. i2c->device_out = level;
  63. return level & i2c->last_data;
  64. }
  65. /* Leave device data pin unmodified. */
  66. static int bitbang_i2c_nop(bitbang_i2c_interface *i2c)
  67. {
  68. return bitbang_i2c_ret(i2c, i2c->device_out);
  69. }
  70. /* Returns data line level. */
  71. int bitbang_i2c_set(bitbang_i2c_interface *i2c, int line, int level)
  72. {
  73. int data;
  74. if (level != 0 && level != 1) {
  75. abort();
  76. }
  77. if (line == BITBANG_I2C_SDA) {
  78. if (level == i2c->last_data) {
  79. return bitbang_i2c_nop(i2c);
  80. }
  81. i2c->last_data = level;
  82. if (i2c->last_clock == 0) {
  83. return bitbang_i2c_nop(i2c);
  84. }
  85. if (level == 0) {
  86. /* START condition. */
  87. bitbang_i2c_set_state(i2c, SENDING_BIT7);
  88. i2c->current_addr = -1;
  89. } else {
  90. /* STOP condition. */
  91. bitbang_i2c_enter_stop(i2c);
  92. }
  93. return bitbang_i2c_ret(i2c, 1);
  94. }
  95. data = i2c->last_data;
  96. if (i2c->last_clock == level) {
  97. return bitbang_i2c_nop(i2c);
  98. }
  99. i2c->last_clock = level;
  100. if (level == 0) {
  101. /* State is set/read at the start of the clock pulse.
  102. release the data line at the end. */
  103. return bitbang_i2c_ret(i2c, 1);
  104. }
  105. switch (i2c->state) {
  106. case STOPPED:
  107. case SENT_NACK:
  108. return bitbang_i2c_ret(i2c, 1);
  109. case SENDING_BIT7 ... SENDING_BIT0:
  110. i2c->buffer = (i2c->buffer << 1) | data;
  111. /* will end up in WAITING_FOR_ACK */
  112. bitbang_i2c_set_state(i2c, i2c->state + 1);
  113. return bitbang_i2c_ret(i2c, 1);
  114. case WAITING_FOR_ACK:
  115. {
  116. int ret;
  117. if (i2c->current_addr < 0) {
  118. i2c->current_addr = i2c->buffer;
  119. trace_bitbang_i2c_addr(i2c->current_addr);
  120. ret = i2c_start_transfer(i2c->bus, i2c->current_addr >> 1,
  121. i2c->current_addr & 1);
  122. } else {
  123. trace_bitbang_i2c_send(i2c->buffer);
  124. ret = i2c_send(i2c->bus, i2c->buffer);
  125. }
  126. if (ret) {
  127. /* NACK (either addressing a nonexistent device, or the
  128. * device we were sending to decided to NACK us).
  129. */
  130. bitbang_i2c_set_state(i2c, SENT_NACK);
  131. bitbang_i2c_enter_stop(i2c);
  132. return bitbang_i2c_ret(i2c, 1);
  133. }
  134. if (i2c->current_addr & 1) {
  135. bitbang_i2c_set_state(i2c, RECEIVING_BIT7);
  136. } else {
  137. bitbang_i2c_set_state(i2c, SENDING_BIT7);
  138. }
  139. return bitbang_i2c_ret(i2c, 0);
  140. }
  141. case RECEIVING_BIT7:
  142. i2c->buffer = i2c_recv(i2c->bus);
  143. trace_bitbang_i2c_recv(i2c->buffer);
  144. /* Fall through... */
  145. case RECEIVING_BIT6 ... RECEIVING_BIT0:
  146. data = i2c->buffer >> 7;
  147. /* will end up in SENDING_ACK */
  148. bitbang_i2c_set_state(i2c, i2c->state + 1);
  149. i2c->buffer <<= 1;
  150. return bitbang_i2c_ret(i2c, data);
  151. case SENDING_ACK:
  152. if (data != 0) {
  153. bitbang_i2c_set_state(i2c, SENT_NACK);
  154. i2c_nack(i2c->bus);
  155. } else {
  156. bitbang_i2c_set_state(i2c, RECEIVING_BIT7);
  157. }
  158. return bitbang_i2c_ret(i2c, 1);
  159. }
  160. abort();
  161. }
  162. void bitbang_i2c_init(bitbang_i2c_interface *s, I2CBus *bus)
  163. {
  164. s->bus = bus;
  165. s->last_data = 1;
  166. s->last_clock = 1;
  167. s->device_out = 1;
  168. }
  169. /* GPIO interface. */
  170. OBJECT_DECLARE_SIMPLE_TYPE(GPIOI2CState, GPIO_I2C)
  171. struct GPIOI2CState {
  172. /*< private >*/
  173. SysBusDevice parent_obj;
  174. /*< public >*/
  175. bitbang_i2c_interface bitbang;
  176. int last_level;
  177. qemu_irq out;
  178. };
  179. static void bitbang_i2c_gpio_set(void *opaque, int irq, int level)
  180. {
  181. GPIOI2CState *s = opaque;
  182. level = bitbang_i2c_set(&s->bitbang, irq, level);
  183. if (level != s->last_level) {
  184. s->last_level = level;
  185. qemu_set_irq(s->out, level);
  186. }
  187. }
  188. static void gpio_i2c_init(Object *obj)
  189. {
  190. DeviceState *dev = DEVICE(obj);
  191. GPIOI2CState *s = GPIO_I2C(obj);
  192. I2CBus *bus;
  193. bus = i2c_init_bus(dev, "i2c");
  194. bitbang_i2c_init(&s->bitbang, bus);
  195. qdev_init_gpio_in(dev, bitbang_i2c_gpio_set, 2);
  196. qdev_init_gpio_out(dev, &s->out, 1);
  197. }
  198. static void gpio_i2c_class_init(ObjectClass *klass, void *data)
  199. {
  200. DeviceClass *dc = DEVICE_CLASS(klass);
  201. set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
  202. dc->desc = "Virtual GPIO to I2C bridge";
  203. }
  204. static const TypeInfo gpio_i2c_info = {
  205. .name = TYPE_GPIO_I2C,
  206. .parent = TYPE_SYS_BUS_DEVICE,
  207. .instance_size = sizeof(GPIOI2CState),
  208. .instance_init = gpio_i2c_init,
  209. .class_init = gpio_i2c_class_init,
  210. };
  211. static void bitbang_i2c_register_types(void)
  212. {
  213. type_register_static(&gpio_i2c_info);
  214. }
  215. type_init(bitbang_i2c_register_types)