msf2-som.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. /*
  2. * SmartFusion2 SOM starter kit(from Emcraft) emulation.
  3. *
  4. * M2S-FG484 SOM hardware architecture specification:
  5. * https://www.emcraft.com/jdownloads/som/m2s/m2s-som-ha.pdf
  6. *
  7. * Copyright (c) 2017 Subbaraya Sundeep <sundeep.lkml@gmail.com>
  8. *
  9. * Permission is hereby granted, free of charge, to any person obtaining a copy
  10. * of this software and associated documentation files (the "Software"), to deal
  11. * in the Software without restriction, including without limitation the rights
  12. * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  13. * copies of the Software, and to permit persons to whom the Software is
  14. * furnished to do so, subject to the following conditions:
  15. *
  16. * The above copyright notice and this permission notice shall be included in
  17. * all copies or substantial portions of the Software.
  18. *
  19. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  20. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  21. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  22. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  23. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  24. * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  25. * THE SOFTWARE.
  26. */
  27. #include "qemu/osdep.h"
  28. #include "qemu/units.h"
  29. #include "qapi/error.h"
  30. #include "qemu/error-report.h"
  31. #include "hw/boards.h"
  32. #include "hw/qdev-properties.h"
  33. #include "hw/arm/boot.h"
  34. #include "hw/qdev-clock.h"
  35. #include "exec/address-spaces.h"
  36. #include "hw/arm/msf2-soc.h"
  37. #define DDR_BASE_ADDRESS 0xA0000000
  38. #define DDR_SIZE (64 * MiB)
  39. #define M2S010_ENVM_SIZE (256 * KiB)
  40. #define M2S010_ESRAM_SIZE (64 * KiB)
  41. static void emcraft_sf2_s2s010_init(MachineState *machine)
  42. {
  43. DeviceState *dev;
  44. DeviceState *spi_flash;
  45. MSF2State *soc;
  46. DriveInfo *dinfo = drive_get(IF_MTD, 0, 0);
  47. qemu_irq cs_line;
  48. BusState *spi_bus;
  49. MemoryRegion *sysmem = get_system_memory();
  50. MemoryRegion *ddr = g_new(MemoryRegion, 1);
  51. Clock *m3clk;
  52. memory_region_init_ram(ddr, NULL, "ddr-ram", DDR_SIZE,
  53. &error_fatal);
  54. memory_region_add_subregion(sysmem, DDR_BASE_ADDRESS, ddr);
  55. dev = qdev_new(TYPE_MSF2_SOC);
  56. object_property_add_child(OBJECT(machine), "soc", OBJECT(dev));
  57. qdev_prop_set_string(dev, "part-name", "M2S010");
  58. qdev_prop_set_uint64(dev, "eNVM-size", M2S010_ENVM_SIZE);
  59. qdev_prop_set_uint64(dev, "eSRAM-size", M2S010_ESRAM_SIZE);
  60. /*
  61. * CPU clock and peripheral clocks(APB0, APB1)are configurable
  62. * in Libero. CPU clock is divided by APB0 and APB1 divisors for
  63. * peripherals. Emcraft's SoM kit comes with these settings by default.
  64. */
  65. /* This clock doesn't need migration because it is fixed-frequency */
  66. m3clk = clock_new(OBJECT(machine), "m3clk");
  67. clock_set_hz(m3clk, 142 * 1000000);
  68. qdev_connect_clock_in(dev, "m3clk", m3clk);
  69. qdev_prop_set_uint32(dev, "apb0div", 2);
  70. qdev_prop_set_uint32(dev, "apb1div", 2);
  71. sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
  72. soc = MSF2_SOC(dev);
  73. /* Attach SPI flash to SPI0 controller */
  74. spi_bus = qdev_get_child_bus(dev, "spi0");
  75. spi_flash = qdev_new("s25sl12801"); /* Spansion S25FL128SDPBHICO */
  76. qdev_prop_set_uint8(spi_flash, "spansion-cr2nv", 1);
  77. if (dinfo) {
  78. qdev_prop_set_drive_err(spi_flash, "drive",
  79. blk_by_legacy_dinfo(dinfo), &error_fatal);
  80. }
  81. qdev_realize_and_unref(spi_flash, spi_bus, &error_fatal);
  82. cs_line = qdev_get_gpio_in_named(spi_flash, SSI_GPIO_CS, 0);
  83. sysbus_connect_irq(SYS_BUS_DEVICE(&soc->spi[0]), 1, cs_line);
  84. armv7m_load_kernel(soc->armv7m.cpu, machine->kernel_filename,
  85. 0, soc->envm_size);
  86. }
  87. static void emcraft_sf2_machine_init(MachineClass *mc)
  88. {
  89. static const char * const valid_cpu_types[] = {
  90. ARM_CPU_TYPE_NAME("cortex-m3"),
  91. NULL
  92. };
  93. mc->desc = "SmartFusion2 SOM kit from Emcraft (M2S010)";
  94. mc->init = emcraft_sf2_s2s010_init;
  95. mc->valid_cpu_types = valid_cpu_types;
  96. }
  97. DEFINE_MACHINE("emcraft-sf2", emcraft_sf2_machine_init)