target_arch_cpu.c 985 B

1234567891011121314151617181920212223242526272829
  1. /*
  2. * RISC-V CPU related code
  3. *
  4. * Copyright (c) 2019 Mark Corbin
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #include "qemu/osdep.h"
  20. #include "target_arch.h"
  21. #define TP_OFFSET 16
  22. /* Compare with cpu_set_user_tls() in riscv/riscv/vm_machdep.c */
  23. void target_cpu_set_tls(CPURISCVState *env, target_ulong newtls)
  24. {
  25. env->gpr[xTP] = newtls + TP_OFFSET;
  26. }