12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779 |
- /*
- * MIPS ASE DSP Instruction emulation helpers for QEMU.
- *
- * Copyright (c) 2012 Jia Liu <proljc@gmail.com>
- * Dongxue Zhang <elta.era@gmail.com>
- * This library is free software; you can redistribute it and/or
- * modify it under the terms of the GNU Lesser General Public
- * License as published by the Free Software Foundation; either
- * version 2 of the License, or (at your option) any later version.
- *
- * This library is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
- * Lesser General Public License for more details.
- *
- * You should have received a copy of the GNU Lesser General Public
- * License along with this library; if not, see <http://www.gnu.org/licenses/>.
- */
- #include "cpu.h"
- #include "helper.h"
- /* As the byte ordering doesn't matter, i.e. all columns are treated
- identically, these unions can be used directly. */
- typedef union {
- uint8_t ub[4];
- int8_t sb[4];
- uint16_t uh[2];
- int16_t sh[2];
- uint32_t uw[1];
- int32_t sw[1];
- } DSP32Value;
- typedef union {
- uint8_t ub[8];
- int8_t sb[8];
- uint16_t uh[4];
- int16_t sh[4];
- uint32_t uw[2];
- int32_t sw[2];
- uint64_t ul[1];
- int64_t sl[1];
- } DSP64Value;
- /*** MIPS DSP internal functions begin ***/
- #define MIPSDSP_ABS(x) (((x) >= 0) ? x : -x)
- #define MIPSDSP_OVERFLOW_ADD(a, b, c, d) (~(a ^ b) & (a ^ c) & d)
- #define MIPSDSP_OVERFLOW_SUB(a, b, c, d) ((a ^ b) & (a ^ c) & d)
- static inline void set_DSPControl_overflow_flag(uint32_t flag, int position,
- CPUMIPSState *env)
- {
- env->active_tc.DSPControl |= (target_ulong)flag << position;
- }
- static inline void set_DSPControl_carryflag(uint32_t flag, CPUMIPSState *env)
- {
- env->active_tc.DSPControl |= (target_ulong)flag << 13;
- }
- static inline uint32_t get_DSPControl_carryflag(CPUMIPSState *env)
- {
- return (env->active_tc.DSPControl >> 13) & 0x01;
- }
- static inline void set_DSPControl_24(uint32_t flag, int len, CPUMIPSState *env)
- {
- uint32_t filter;
- filter = ((0x01 << len) - 1) << 24;
- filter = ~filter;
- env->active_tc.DSPControl &= filter;
- env->active_tc.DSPControl |= (target_ulong)flag << 24;
- }
- static inline uint32_t get_DSPControl_24(int len, CPUMIPSState *env)
- {
- uint32_t filter;
- filter = (0x01 << len) - 1;
- return (env->active_tc.DSPControl >> 24) & filter;
- }
- static inline void set_DSPControl_pos(uint32_t pos, CPUMIPSState *env)
- {
- target_ulong dspc;
- dspc = env->active_tc.DSPControl;
- #ifndef TARGET_MIPS64
- dspc = dspc & 0xFFFFFFC0;
- dspc |= pos;
- #else
- dspc = dspc & 0xFFFFFF80;
- dspc |= pos;
- #endif
- env->active_tc.DSPControl = dspc;
- }
- static inline uint32_t get_DSPControl_pos(CPUMIPSState *env)
- {
- target_ulong dspc;
- uint32_t pos;
- dspc = env->active_tc.DSPControl;
- #ifndef TARGET_MIPS64
- pos = dspc & 0x3F;
- #else
- pos = dspc & 0x7F;
- #endif
- return pos;
- }
- static inline void set_DSPControl_efi(uint32_t flag, CPUMIPSState *env)
- {
- env->active_tc.DSPControl &= 0xFFFFBFFF;
- env->active_tc.DSPControl |= (target_ulong)flag << 14;
- }
- #define DO_MIPS_SAT_ABS(size) \
- static inline int##size##_t mipsdsp_sat_abs##size(int##size##_t a, \
- CPUMIPSState *env) \
- { \
- if (a == INT##size##_MIN) { \
- set_DSPControl_overflow_flag(1, 20, env); \
- return INT##size##_MAX; \
- } else { \
- return MIPSDSP_ABS(a); \
- } \
- }
- DO_MIPS_SAT_ABS(8)
- DO_MIPS_SAT_ABS(16)
- DO_MIPS_SAT_ABS(32)
- #undef DO_MIPS_SAT_ABS
- /* get sum value */
- static inline int16_t mipsdsp_add_i16(int16_t a, int16_t b, CPUMIPSState *env)
- {
- int16_t tempI;
- tempI = a + b;
- if (MIPSDSP_OVERFLOW_ADD(a, b, tempI, 0x8000)) {
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return tempI;
- }
- static inline int16_t mipsdsp_sat_add_i16(int16_t a, int16_t b,
- CPUMIPSState *env)
- {
- int16_t tempS;
- tempS = a + b;
- if (MIPSDSP_OVERFLOW_ADD(a, b, tempS, 0x8000)) {
- if (a > 0) {
- tempS = 0x7FFF;
- } else {
- tempS = 0x8000;
- }
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return tempS;
- }
- static inline int32_t mipsdsp_sat_add_i32(int32_t a, int32_t b,
- CPUMIPSState *env)
- {
- int32_t tempI;
- tempI = a + b;
- if (MIPSDSP_OVERFLOW_ADD(a, b, tempI, 0x80000000)) {
- if (a > 0) {
- tempI = 0x7FFFFFFF;
- } else {
- tempI = 0x80000000;
- }
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return tempI;
- }
- static inline uint8_t mipsdsp_add_u8(uint8_t a, uint8_t b, CPUMIPSState *env)
- {
- uint16_t temp;
- temp = (uint16_t)a + (uint16_t)b;
- if (temp & 0x0100) {
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return temp & 0xFF;
- }
- static inline uint16_t mipsdsp_add_u16(uint16_t a, uint16_t b,
- CPUMIPSState *env)
- {
- uint32_t temp;
- temp = (uint32_t)a + (uint32_t)b;
- if (temp & 0x00010000) {
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return temp & 0xFFFF;
- }
- static inline uint8_t mipsdsp_sat_add_u8(uint8_t a, uint8_t b,
- CPUMIPSState *env)
- {
- uint8_t result;
- uint16_t temp;
- temp = (uint16_t)a + (uint16_t)b;
- result = temp & 0xFF;
- if (0x0100 & temp) {
- result = 0xFF;
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return result;
- }
- static inline uint16_t mipsdsp_sat_add_u16(uint16_t a, uint16_t b,
- CPUMIPSState *env)
- {
- uint16_t result;
- uint32_t temp;
- temp = (uint32_t)a + (uint32_t)b;
- result = temp & 0xFFFF;
- if (0x00010000 & temp) {
- result = 0xFFFF;
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return result;
- }
- static inline int32_t mipsdsp_sat32_acc_q31(int32_t acc, int32_t a,
- CPUMIPSState *env)
- {
- int64_t temp;
- int32_t temp32, temp31, result;
- int64_t temp_sum;
- #ifndef TARGET_MIPS64
- temp = ((uint64_t)env->active_tc.HI[acc] << 32) |
- (uint64_t)env->active_tc.LO[acc];
- #else
- temp = (uint64_t)env->active_tc.LO[acc];
- #endif
- temp_sum = (int64_t)a + temp;
- temp32 = (temp_sum >> 32) & 0x01;
- temp31 = (temp_sum >> 31) & 0x01;
- result = temp_sum & 0xFFFFFFFF;
- /* FIXME
- This sat function may wrong, because user manual wrote:
- temp127..0 ← temp + ( (signA) || a31..0
- if ( temp32 ≠ temp31 ) then
- if ( temp32 = 0 ) then
- temp31..0 ← 0x80000000
- else
- temp31..0 ← 0x7FFFFFFF
- endif
- DSPControlouflag:16+acc ← 1
- endif
- */
- if (temp32 != temp31) {
- if (temp32 == 0) {
- result = 0x7FFFFFFF;
- } else {
- result = 0x80000000;
- }
- set_DSPControl_overflow_flag(1, 16 + acc, env);
- }
- return result;
- }
- /* a[0] is LO, a[1] is HI. */
- static inline void mipsdsp_sat64_acc_add_q63(int64_t *ret,
- int32_t ac,
- int64_t *a,
- CPUMIPSState *env)
- {
- bool temp64;
- ret[0] = env->active_tc.LO[ac] + a[0];
- ret[1] = env->active_tc.HI[ac] + a[1];
- if (((uint64_t)ret[0] < (uint64_t)env->active_tc.LO[ac]) &&
- ((uint64_t)ret[0] < (uint64_t)a[0])) {
- ret[1] += 1;
- }
- temp64 = ret[1] & 1;
- if (temp64 != ((ret[0] >> 63) & 0x01)) {
- if (temp64) {
- ret[0] = (0x01ull << 63);
- ret[1] = ~0ull;
- } else {
- ret[0] = (0x01ull << 63) - 1;
- ret[1] = 0x00;
- }
- set_DSPControl_overflow_flag(1, 16 + ac, env);
- }
- }
- static inline void mipsdsp_sat64_acc_sub_q63(int64_t *ret,
- int32_t ac,
- int64_t *a,
- CPUMIPSState *env)
- {
- bool temp64;
- ret[0] = env->active_tc.LO[ac] - a[0];
- ret[1] = env->active_tc.HI[ac] - a[1];
- if ((uint64_t)ret[0] > (uint64_t)env->active_tc.LO[ac]) {
- ret[1] -= 1;
- }
- temp64 = ret[1] & 1;
- if (temp64 != ((ret[0] >> 63) & 0x01)) {
- if (temp64) {
- ret[0] = (0x01ull << 63);
- ret[1] = ~0ull;
- } else {
- ret[0] = (0x01ull << 63) - 1;
- ret[1] = 0x00;
- }
- set_DSPControl_overflow_flag(1, 16 + ac, env);
- }
- }
- static inline int32_t mipsdsp_mul_i16_i16(int16_t a, int16_t b,
- CPUMIPSState *env)
- {
- int32_t temp;
- temp = (int32_t)a * (int32_t)b;
- if ((temp > (int)0x7FFF) || (temp < (int)0xFFFF8000)) {
- set_DSPControl_overflow_flag(1, 21, env);
- }
- temp &= 0x0000FFFF;
- return temp;
- }
- static inline int32_t mipsdsp_mul_u16_u16(int32_t a, int32_t b)
- {
- return a * b;
- }
- static inline int32_t mipsdsp_mul_i32_i32(int32_t a, int32_t b)
- {
- return a * b;
- }
- static inline int32_t mipsdsp_sat16_mul_i16_i16(int16_t a, int16_t b,
- CPUMIPSState *env)
- {
- int32_t temp;
- temp = (int32_t)a * (int32_t)b;
- if (temp > (int)0x7FFF) {
- temp = 0x00007FFF;
- set_DSPControl_overflow_flag(1, 21, env);
- } else if (temp < (int)0xffff8000) {
- temp = 0xFFFF8000;
- set_DSPControl_overflow_flag(1, 21, env);
- }
- temp &= 0x0000FFFF;
- return temp;
- }
- static inline int32_t mipsdsp_mul_q15_q15_overflowflag21(uint16_t a, uint16_t b,
- CPUMIPSState *env)
- {
- int32_t temp;
- if ((a == 0x8000) && (b == 0x8000)) {
- temp = 0x7FFFFFFF;
- set_DSPControl_overflow_flag(1, 21, env);
- } else {
- temp = ((int32_t)(int16_t)a * (int32_t)(int16_t)b) << 1;
- }
- return temp;
- }
- /* right shift */
- static inline uint8_t mipsdsp_rshift_u8(uint8_t a, target_ulong mov)
- {
- return a >> mov;
- }
- static inline uint16_t mipsdsp_rshift_u16(uint16_t a, target_ulong mov)
- {
- return a >> mov;
- }
- static inline int8_t mipsdsp_rashift8(int8_t a, target_ulong mov)
- {
- return a >> mov;
- }
- static inline int16_t mipsdsp_rashift16(int16_t a, target_ulong mov)
- {
- return a >> mov;
- }
- static inline int32_t mipsdsp_rashift32(int32_t a, target_ulong mov)
- {
- return a >> mov;
- }
- static inline int16_t mipsdsp_rshift1_add_q16(int16_t a, int16_t b)
- {
- int32_t temp;
- temp = (int32_t)a + (int32_t)b;
- return (temp >> 1) & 0xFFFF;
- }
- /* round right shift */
- static inline int16_t mipsdsp_rrshift1_add_q16(int16_t a, int16_t b)
- {
- int32_t temp;
- temp = (int32_t)a + (int32_t)b;
- temp += 1;
- return (temp >> 1) & 0xFFFF;
- }
- static inline int32_t mipsdsp_rshift1_add_q32(int32_t a, int32_t b)
- {
- int64_t temp;
- temp = (int64_t)a + (int64_t)b;
- return (temp >> 1) & 0xFFFFFFFF;
- }
- static inline int32_t mipsdsp_rrshift1_add_q32(int32_t a, int32_t b)
- {
- int64_t temp;
- temp = (int64_t)a + (int64_t)b;
- temp += 1;
- return (temp >> 1) & 0xFFFFFFFF;
- }
- static inline uint8_t mipsdsp_rshift1_add_u8(uint8_t a, uint8_t b)
- {
- uint16_t temp;
- temp = (uint16_t)a + (uint16_t)b;
- return (temp >> 1) & 0x00FF;
- }
- static inline uint8_t mipsdsp_rrshift1_add_u8(uint8_t a, uint8_t b)
- {
- uint16_t temp;
- temp = (uint16_t)a + (uint16_t)b + 1;
- return (temp >> 1) & 0x00FF;
- }
- static inline uint8_t mipsdsp_rshift1_sub_u8(uint8_t a, uint8_t b)
- {
- uint16_t temp;
- temp = (uint16_t)a - (uint16_t)b;
- return (temp >> 1) & 0x00FF;
- }
- static inline uint8_t mipsdsp_rrshift1_sub_u8(uint8_t a, uint8_t b)
- {
- uint16_t temp;
- temp = (uint16_t)a - (uint16_t)b + 1;
- return (temp >> 1) & 0x00FF;
- }
- /* 128 bits long. p[0] is LO, p[1] is HI. */
- static inline void mipsdsp_rndrashift_short_acc(int64_t *p,
- int32_t ac,
- int32_t shift,
- CPUMIPSState *env)
- {
- int64_t acc;
- acc = ((int64_t)env->active_tc.HI[ac] << 32) |
- ((int64_t)env->active_tc.LO[ac] & 0xFFFFFFFF);
- p[0] = (shift == 0) ? (acc << 1) : (acc >> (shift - 1));
- p[1] = (acc >> 63) & 0x01;
- }
- /* 128 bits long. p[0] is LO, p[1] is HI */
- static inline void mipsdsp_rashift_acc(uint64_t *p,
- uint32_t ac,
- uint32_t shift,
- CPUMIPSState *env)
- {
- uint64_t tempB, tempA;
- tempB = env->active_tc.HI[ac];
- tempA = env->active_tc.LO[ac];
- shift = shift & 0x1F;
- if (shift == 0) {
- p[1] = tempB;
- p[0] = tempA;
- } else {
- p[0] = (tempB << (64 - shift)) | (tempA >> shift);
- p[1] = (int64_t)tempB >> shift;
- }
- }
- /* 128 bits long. p[0] is LO, p[1] is HI , p[2] is sign of HI.*/
- static inline void mipsdsp_rndrashift_acc(uint64_t *p,
- uint32_t ac,
- uint32_t shift,
- CPUMIPSState *env)
- {
- int64_t tempB, tempA;
- tempB = env->active_tc.HI[ac];
- tempA = env->active_tc.LO[ac];
- shift = shift & 0x3F;
- if (shift == 0) {
- p[2] = tempB >> 63;
- p[1] = (tempB << 1) | (tempA >> 63);
- p[0] = tempA << 1;
- } else {
- p[0] = (tempB << (65 - shift)) | (tempA >> (shift - 1));
- p[1] = (int64_t)tempB >> (shift - 1);
- if (tempB >= 0) {
- p[2] = 0x0;
- } else {
- p[2] = ~0ull;
- }
- }
- }
- static inline int32_t mipsdsp_mul_q15_q15(int32_t ac, uint16_t a, uint16_t b,
- CPUMIPSState *env)
- {
- int32_t temp;
- if ((a == 0x8000) && (b == 0x8000)) {
- temp = 0x7FFFFFFF;
- set_DSPControl_overflow_flag(1, 16 + ac, env);
- } else {
- temp = ((uint32_t)a * (uint32_t)b) << 1;
- }
- return temp;
- }
- static inline int64_t mipsdsp_mul_q31_q31(int32_t ac, uint32_t a, uint32_t b,
- CPUMIPSState *env)
- {
- uint64_t temp;
- if ((a == 0x80000000) && (b == 0x80000000)) {
- temp = (0x01ull << 63) - 1;
- set_DSPControl_overflow_flag(1, 16 + ac, env);
- } else {
- temp = ((uint64_t)a * (uint64_t)b) << 1;
- }
- return temp;
- }
- static inline uint16_t mipsdsp_mul_u8_u8(uint8_t a, uint8_t b)
- {
- return (uint16_t)a * (uint16_t)b;
- }
- static inline uint16_t mipsdsp_mul_u8_u16(uint8_t a, uint16_t b,
- CPUMIPSState *env)
- {
- uint32_t tempI;
- tempI = (uint32_t)a * (uint32_t)b;
- if (tempI > 0x0000FFFF) {
- tempI = 0x0000FFFF;
- set_DSPControl_overflow_flag(1, 21, env);
- }
- return tempI & 0x0000FFFF;
- }
- static inline uint64_t mipsdsp_mul_u32_u32(uint32_t a, uint32_t b)
- {
- return (uint64_t)a * (uint64_t)b;
- }
- static inline int16_t mipsdsp_rndq15_mul_q15_q15(uint16_t a, uint16_t b,
- CPUMIPSState *env)
- {
- uint32_t temp;
- if ((a == 0x8000) && (b == 0x8000)) {
- temp = 0x7FFF0000;
- set_DSPControl_overflow_flag(1, 21, env);
- } else {
- temp = (a * b) << 1;
- temp = temp + 0x00008000;
- }
- return (temp & 0xFFFF0000) >> 16;
- }
- static inline int32_t mipsdsp_sat16_mul_q15_q15(uint16_t a, uint16_t b,
- CPUMIPSState *env)
- {
- int32_t temp;
- if ((a == 0x8000) && (b == 0x8000)) {
- temp = 0x7FFF0000;
- set_DSPControl_overflow_flag(1, 21, env);
- } else {
- temp = (int16_t)a * (int16_t)b;
- temp = temp << 1;
- }
- return (temp >> 16) & 0x0000FFFF;
- }
- static inline uint16_t mipsdsp_trunc16_sat16_round(int32_t a,
- CPUMIPSState *env)
- {
- int64_t temp;
- temp = (int32_t)a + 0x00008000;
- if (a > (int)0x7fff8000) {
- temp = 0x7FFFFFFF;
- set_DSPControl_overflow_flag(1, 22, env);
- }
- return (temp >> 16) & 0xFFFF;
- }
- static inline uint8_t mipsdsp_sat8_reduce_precision(uint16_t a,
- CPUMIPSState *env)
- {
- uint16_t mag;
- uint32_t sign;
- sign = (a >> 15) & 0x01;
- mag = a & 0x7FFF;
- if (sign == 0) {
- if (mag > 0x7F80) {
- set_DSPControl_overflow_flag(1, 22, env);
- return 0xFF;
- } else {
- return (mag >> 7) & 0xFFFF;
- }
- } else {
- set_DSPControl_overflow_flag(1, 22, env);
- return 0x00;
- }
- }
- static inline uint8_t mipsdsp_lshift8(uint8_t a, uint8_t s, CPUMIPSState *env)
- {
- uint8_t sign;
- uint8_t discard;
- if (s == 0) {
- return a;
- } else {
- sign = (a >> 7) & 0x01;
- if (sign != 0) {
- discard = (((0x01 << (8 - s)) - 1) << s) |
- ((a >> (6 - (s - 1))) & ((0x01 << s) - 1));
- } else {
- discard = a >> (6 - (s - 1));
- }
- if (discard != 0x00) {
- set_DSPControl_overflow_flag(1, 22, env);
- }
- return a << s;
- }
- }
- static inline uint16_t mipsdsp_lshift16(uint16_t a, uint8_t s,
- CPUMIPSState *env)
- {
- uint8_t sign;
- uint16_t discard;
- if (s == 0) {
- return a;
- } else {
- sign = (a >> 15) & 0x01;
- if (sign != 0) {
- discard = (((0x01 << (16 - s)) - 1) << s) |
- ((a >> (14 - (s - 1))) & ((0x01 << s) - 1));
- } else {
- discard = a >> (14 - (s - 1));
- }
- if ((discard != 0x0000) && (discard != 0xFFFF)) {
- set_DSPControl_overflow_flag(1, 22, env);
- }
- return a << s;
- }
- }
- static inline uint32_t mipsdsp_lshift32(uint32_t a, uint8_t s,
- CPUMIPSState *env)
- {
- uint32_t discard;
- if (s == 0) {
- return a;
- } else {
- discard = (int32_t)a >> (31 - (s - 1));
- if ((discard != 0x00000000) && (discard != 0xFFFFFFFF)) {
- set_DSPControl_overflow_flag(1, 22, env);
- }
- return a << s;
- }
- }
- static inline uint16_t mipsdsp_sat16_lshift(uint16_t a, uint8_t s,
- CPUMIPSState *env)
- {
- uint8_t sign;
- uint16_t discard;
- if (s == 0) {
- return a;
- } else {
- sign = (a >> 15) & 0x01;
- if (sign != 0) {
- discard = (((0x01 << (16 - s)) - 1) << s) |
- ((a >> (14 - (s - 1))) & ((0x01 << s) - 1));
- } else {
- discard = a >> (14 - (s - 1));
- }
- if ((discard != 0x0000) && (discard != 0xFFFF)) {
- set_DSPControl_overflow_flag(1, 22, env);
- return (sign == 0) ? 0x7FFF : 0x8000;
- } else {
- return a << s;
- }
- }
- }
- static inline uint32_t mipsdsp_sat32_lshift(uint32_t a, uint8_t s,
- CPUMIPSState *env)
- {
- uint8_t sign;
- uint32_t discard;
- if (s == 0) {
- return a;
- } else {
- sign = (a >> 31) & 0x01;
- if (sign != 0) {
- discard = (((0x01 << (32 - s)) - 1) << s) |
- ((a >> (30 - (s - 1))) & ((0x01 << s) - 1));
- } else {
- discard = a >> (30 - (s - 1));
- }
- if ((discard != 0x00000000) && (discard != 0xFFFFFFFF)) {
- set_DSPControl_overflow_flag(1, 22, env);
- return (sign == 0) ? 0x7FFFFFFF : 0x80000000;
- } else {
- return a << s;
- }
- }
- }
- static inline uint8_t mipsdsp_rnd8_rashift(uint8_t a, uint8_t s)
- {
- uint32_t temp;
- if (s == 0) {
- temp = (uint32_t)a << 1;
- } else {
- temp = (int32_t)(int8_t)a >> (s - 1);
- }
- return (temp + 1) >> 1;
- }
- static inline uint16_t mipsdsp_rnd16_rashift(uint16_t a, uint8_t s)
- {
- uint32_t temp;
- if (s == 0) {
- temp = (uint32_t)a << 1;
- } else {
- temp = (int32_t)(int16_t)a >> (s - 1);
- }
- return (temp + 1) >> 1;
- }
- static inline uint32_t mipsdsp_rnd32_rashift(uint32_t a, uint8_t s)
- {
- int64_t temp;
- if (s == 0) {
- temp = (uint64_t)a << 1;
- } else {
- temp = (int64_t)(int32_t)a >> (s - 1);
- }
- temp += 1;
- return (temp >> 1) & 0xFFFFFFFFull;
- }
- static inline uint16_t mipsdsp_sub_i16(int16_t a, int16_t b, CPUMIPSState *env)
- {
- int16_t temp;
- temp = a - b;
- if (MIPSDSP_OVERFLOW_SUB(a, b, temp, 0x8000)) {
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return temp;
- }
- static inline uint16_t mipsdsp_sat16_sub(int16_t a, int16_t b,
- CPUMIPSState *env)
- {
- int16_t temp;
- temp = a - b;
- if (MIPSDSP_OVERFLOW_SUB(a, b, temp, 0x8000)) {
- if (a >= 0) {
- temp = 0x7FFF;
- } else {
- temp = 0x8000;
- }
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return temp;
- }
- static inline uint32_t mipsdsp_sat32_sub(int32_t a, int32_t b,
- CPUMIPSState *env)
- {
- int32_t temp;
- temp = a - b;
- if (MIPSDSP_OVERFLOW_SUB(a, b, temp, 0x80000000)) {
- if (a >= 0) {
- temp = 0x7FFFFFFF;
- } else {
- temp = 0x80000000;
- }
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return temp & 0xFFFFFFFFull;
- }
- static inline uint16_t mipsdsp_rshift1_sub_q16(int16_t a, int16_t b)
- {
- int32_t temp;
- temp = (int32_t)a - (int32_t)b;
- return (temp >> 1) & 0x0000FFFF;
- }
- static inline uint16_t mipsdsp_rrshift1_sub_q16(int16_t a, int16_t b)
- {
- int32_t temp;
- temp = (int32_t)a - (int32_t)b;
- temp += 1;
- return (temp >> 1) & 0x0000FFFF;
- }
- static inline uint32_t mipsdsp_rshift1_sub_q32(int32_t a, int32_t b)
- {
- int64_t temp;
- temp = (int64_t)a - (int64_t)b;
- return (temp >> 1) & 0xFFFFFFFFull;
- }
- static inline uint32_t mipsdsp_rrshift1_sub_q32(int32_t a, int32_t b)
- {
- int64_t temp;
- temp = (int64_t)a - (int64_t)b;
- temp += 1;
- return (temp >> 1) & 0xFFFFFFFFull;
- }
- static inline uint16_t mipsdsp_sub_u16_u16(uint16_t a, uint16_t b,
- CPUMIPSState *env)
- {
- uint8_t temp16;
- uint32_t temp;
- temp = (uint32_t)a - (uint32_t)b;
- temp16 = (temp >> 16) & 0x01;
- if (temp16 == 1) {
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return temp & 0x0000FFFF;
- }
- static inline uint16_t mipsdsp_satu16_sub_u16_u16(uint16_t a, uint16_t b,
- CPUMIPSState *env)
- {
- uint8_t temp16;
- uint32_t temp;
- temp = (uint32_t)a - (uint32_t)b;
- temp16 = (temp >> 16) & 0x01;
- if (temp16 == 1) {
- temp = 0x0000;
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return temp & 0x0000FFFF;
- }
- static inline uint8_t mipsdsp_sub_u8(uint8_t a, uint8_t b, CPUMIPSState *env)
- {
- uint8_t temp8;
- uint16_t temp;
- temp = (uint16_t)a - (uint16_t)b;
- temp8 = (temp >> 8) & 0x01;
- if (temp8 == 1) {
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return temp & 0x00FF;
- }
- static inline uint8_t mipsdsp_satu8_sub(uint8_t a, uint8_t b, CPUMIPSState *env)
- {
- uint8_t temp8;
- uint16_t temp;
- temp = (uint16_t)a - (uint16_t)b;
- temp8 = (temp >> 8) & 0x01;
- if (temp8 == 1) {
- temp = 0x00;
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return temp & 0x00FF;
- }
- static inline uint32_t mipsdsp_sub32(int32_t a, int32_t b, CPUMIPSState *env)
- {
- int32_t temp;
- temp = a - b;
- if (MIPSDSP_OVERFLOW_SUB(a, b, temp, 0x80000000)) {
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return temp;
- }
- static inline int32_t mipsdsp_add_i32(int32_t a, int32_t b, CPUMIPSState *env)
- {
- int32_t temp;
- temp = a + b;
- if (MIPSDSP_OVERFLOW_ADD(a, b, temp, 0x80000000)) {
- set_DSPControl_overflow_flag(1, 20, env);
- }
- return temp;
- }
- static inline int32_t mipsdsp_cmp_eq(int32_t a, int32_t b)
- {
- return a == b;
- }
- static inline int32_t mipsdsp_cmp_le(int32_t a, int32_t b)
- {
- return a <= b;
- }
- static inline int32_t mipsdsp_cmp_lt(int32_t a, int32_t b)
- {
- return a < b;
- }
- static inline int32_t mipsdsp_cmpu_eq(uint32_t a, uint32_t b)
- {
- return a == b;
- }
- static inline int32_t mipsdsp_cmpu_le(uint32_t a, uint32_t b)
- {
- return a <= b;
- }
- static inline int32_t mipsdsp_cmpu_lt(uint32_t a, uint32_t b)
- {
- return a < b;
- }
- /*** MIPS DSP internal functions end ***/
- #define MIPSDSP_LHI 0xFFFFFFFF00000000ull
- #define MIPSDSP_LLO 0x00000000FFFFFFFFull
- #define MIPSDSP_HI 0xFFFF0000
- #define MIPSDSP_LO 0x0000FFFF
- #define MIPSDSP_Q3 0xFF000000
- #define MIPSDSP_Q2 0x00FF0000
- #define MIPSDSP_Q1 0x0000FF00
- #define MIPSDSP_Q0 0x000000FF
- #define MIPSDSP_SPLIT32_8(num, a, b, c, d) \
- do { \
- a = (num >> 24) & MIPSDSP_Q0; \
- b = (num >> 16) & MIPSDSP_Q0; \
- c = (num >> 8) & MIPSDSP_Q0; \
- d = num & MIPSDSP_Q0; \
- } while (0)
- #define MIPSDSP_SPLIT32_16(num, a, b) \
- do { \
- a = (num >> 16) & MIPSDSP_LO; \
- b = num & MIPSDSP_LO; \
- } while (0)
- #define MIPSDSP_RETURN32_8(a, b, c, d) ((target_long)(int32_t) \
- (((uint32_t)a << 24) | \
- (((uint32_t)b << 16) | \
- (((uint32_t)c << 8) | \
- ((uint32_t)d & 0xFF)))))
- #define MIPSDSP_RETURN32_16(a, b) ((target_long)(int32_t) \
- (((uint32_t)a << 16) | \
- ((uint32_t)b & 0xFFFF)))
- #ifdef TARGET_MIPS64
- #define MIPSDSP_SPLIT64_16(num, a, b, c, d) \
- do { \
- a = (num >> 48) & MIPSDSP_LO; \
- b = (num >> 32) & MIPSDSP_LO; \
- c = (num >> 16) & MIPSDSP_LO; \
- d = num & MIPSDSP_LO; \
- } while (0)
- #define MIPSDSP_SPLIT64_32(num, a, b) \
- do { \
- a = (num >> 32) & MIPSDSP_LLO; \
- b = num & MIPSDSP_LLO; \
- } while (0)
- #define MIPSDSP_RETURN64_16(a, b, c, d) (((uint64_t)a << 48) | \
- ((uint64_t)b << 32) | \
- ((uint64_t)c << 16) | \
- (uint64_t)d)
- #define MIPSDSP_RETURN64_32(a, b) (((uint64_t)a << 32) | (uint64_t)b)
- #endif
- /** DSP Arithmetic Sub-class insns **/
- #define MIPSDSP32_UNOP_ENV(name, func, element) \
- target_ulong helper_##name(target_ulong rt, CPUMIPSState *env) \
- { \
- DSP32Value dt; \
- unsigned int i, n; \
- \
- n = sizeof(DSP32Value) / sizeof(dt.element[0]); \
- dt.sw[0] = rt; \
- \
- for (i = 0; i < n; i++) { \
- dt.element[i] = mipsdsp_##func(dt.element[i], env); \
- } \
- \
- return (target_long)dt.sw[0]; \
- }
- MIPSDSP32_UNOP_ENV(absq_s_ph, sat_abs16, sh)
- MIPSDSP32_UNOP_ENV(absq_s_qb, sat_abs8, sb)
- MIPSDSP32_UNOP_ENV(absq_s_w, sat_abs32, sw)
- #undef MIPSDSP32_UNOP_ENV
- #if defined(TARGET_MIPS64)
- #define MIPSDSP64_UNOP_ENV(name, func, element) \
- target_ulong helper_##name(target_ulong rt, CPUMIPSState *env) \
- { \
- DSP64Value dt; \
- unsigned int i, n; \
- \
- n = sizeof(DSP64Value) / sizeof(dt.element[0]); \
- dt.sl[0] = rt; \
- \
- for (i = 0; i < n; i++) { \
- dt.element[i] = mipsdsp_##func(dt.element[i], env); \
- } \
- \
- return dt.sl[0]; \
- }
- MIPSDSP64_UNOP_ENV(absq_s_ob, sat_abs8, sb)
- MIPSDSP64_UNOP_ENV(absq_s_qh, sat_abs16, sh)
- MIPSDSP64_UNOP_ENV(absq_s_pw, sat_abs32, sw)
- #undef MIPSDSP64_UNOP_ENV
- #endif
- #define MIPSDSP32_BINOP(name, func, element) \
- target_ulong helper_##name(target_ulong rs, target_ulong rt) \
- { \
- DSP32Value ds, dt; \
- unsigned int i, n; \
- \
- n = sizeof(DSP32Value) / sizeof(ds.element[0]); \
- ds.sw[0] = rs; \
- dt.sw[0] = rt; \
- \
- for (i = 0; i < n; i++) { \
- ds.element[i] = mipsdsp_##func(ds.element[i], dt.element[i]); \
- } \
- \
- return (target_long)ds.sw[0]; \
- }
- MIPSDSP32_BINOP(addqh_ph, rshift1_add_q16, sh);
- MIPSDSP32_BINOP(addqh_r_ph, rrshift1_add_q16, sh);
- MIPSDSP32_BINOP(addqh_r_w, rrshift1_add_q32, sw);
- MIPSDSP32_BINOP(addqh_w, rshift1_add_q32, sw);
- MIPSDSP32_BINOP(adduh_qb, rshift1_add_u8, ub);
- MIPSDSP32_BINOP(adduh_r_qb, rrshift1_add_u8, ub);
- MIPSDSP32_BINOP(subqh_ph, rshift1_sub_q16, sh);
- MIPSDSP32_BINOP(subqh_r_ph, rrshift1_sub_q16, sh);
- MIPSDSP32_BINOP(subqh_r_w, rrshift1_sub_q32, sw);
- MIPSDSP32_BINOP(subqh_w, rshift1_sub_q32, sw);
- #undef MIPSDSP32_BINOP
- #define MIPSDSP32_BINOP_ENV(name, func, element) \
- target_ulong helper_##name(target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- DSP32Value ds, dt; \
- unsigned int i, n; \
- \
- n = sizeof(DSP32Value) / sizeof(ds.element[0]); \
- ds.sw[0] = rs; \
- dt.sw[0] = rt; \
- \
- for (i = 0 ; i < n ; i++) { \
- ds.element[i] = mipsdsp_##func(ds.element[i], dt.element[i], env); \
- } \
- \
- return (target_long)ds.sw[0]; \
- }
- MIPSDSP32_BINOP_ENV(addq_ph, add_i16, sh)
- MIPSDSP32_BINOP_ENV(addq_s_ph, sat_add_i16, sh)
- MIPSDSP32_BINOP_ENV(addq_s_w, sat_add_i32, sw);
- MIPSDSP32_BINOP_ENV(addu_ph, add_u16, sh)
- MIPSDSP32_BINOP_ENV(addu_qb, add_u8, ub);
- MIPSDSP32_BINOP_ENV(addu_s_ph, sat_add_u16, sh)
- MIPSDSP32_BINOP_ENV(addu_s_qb, sat_add_u8, ub);
- MIPSDSP32_BINOP_ENV(subq_ph, sub_i16, sh);
- MIPSDSP32_BINOP_ENV(subq_s_ph, sat16_sub, sh);
- MIPSDSP32_BINOP_ENV(subq_s_w, sat32_sub, sw);
- MIPSDSP32_BINOP_ENV(subu_ph, sub_u16_u16, sh);
- MIPSDSP32_BINOP_ENV(subu_qb, sub_u8, ub);
- MIPSDSP32_BINOP_ENV(subu_s_ph, satu16_sub_u16_u16, sh);
- MIPSDSP32_BINOP_ENV(subu_s_qb, satu8_sub, ub);
- #undef MIPSDSP32_BINOP_ENV
- #ifdef TARGET_MIPS64
- #define MIPSDSP64_BINOP(name, func, element) \
- target_ulong helper_##name(target_ulong rs, target_ulong rt) \
- { \
- DSP64Value ds, dt; \
- unsigned int i, n; \
- \
- n = sizeof(DSP64Value) / sizeof(ds.element[0]); \
- ds.sl[0] = rs; \
- dt.sl[0] = rt; \
- \
- for (i = 0 ; i < n ; i++) { \
- ds.element[i] = mipsdsp_##func(ds.element[i], dt.element[i]); \
- } \
- \
- return ds.sl[0]; \
- }
- MIPSDSP64_BINOP(adduh_ob, rshift1_add_u8, ub);
- MIPSDSP64_BINOP(adduh_r_ob, rrshift1_add_u8, ub);
- MIPSDSP64_BINOP(subuh_ob, rshift1_sub_u8, ub);
- MIPSDSP64_BINOP(subuh_r_ob, rrshift1_sub_u8, ub);
- #undef MIPSDSP64_BINOP
- #define MIPSDSP64_BINOP_ENV(name, func, element) \
- target_ulong helper_##name(target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- DSP64Value ds, dt; \
- unsigned int i, n; \
- \
- n = sizeof(DSP64Value) / sizeof(ds.element[0]); \
- ds.sl[0] = rs; \
- dt.sl[0] = rt; \
- \
- for (i = 0 ; i < n ; i++) { \
- ds.element[i] = mipsdsp_##func(ds.element[i], dt.element[i], env); \
- } \
- \
- return ds.sl[0]; \
- }
- MIPSDSP64_BINOP_ENV(addq_pw, add_i32, sw);
- MIPSDSP64_BINOP_ENV(addq_qh, add_i16, sh);
- MIPSDSP64_BINOP_ENV(addq_s_pw, sat_add_i32, sw);
- MIPSDSP64_BINOP_ENV(addq_s_qh, sat_add_i16, sh);
- MIPSDSP64_BINOP_ENV(addu_ob, add_u8, uh);
- MIPSDSP64_BINOP_ENV(addu_qh, add_u16, uh);
- MIPSDSP64_BINOP_ENV(addu_s_ob, sat_add_u8, uh);
- MIPSDSP64_BINOP_ENV(addu_s_qh, sat_add_u16, uh);
- MIPSDSP64_BINOP_ENV(subq_pw, sub32, sw);
- MIPSDSP64_BINOP_ENV(subq_qh, sub_i16, sh);
- MIPSDSP64_BINOP_ENV(subq_s_pw, sat32_sub, sw);
- MIPSDSP64_BINOP_ENV(subq_s_qh, sat16_sub, sh);
- MIPSDSP64_BINOP_ENV(subu_ob, sub_u8, uh);
- MIPSDSP64_BINOP_ENV(subu_qh, sub_u16_u16, uh);
- MIPSDSP64_BINOP_ENV(subu_s_ob, satu8_sub, uh);
- MIPSDSP64_BINOP_ENV(subu_s_qh, satu16_sub_u16_u16, uh);
- #undef MIPSDSP64_BINOP_ENV
- #endif
- #define SUBUH_QB(name, var) \
- target_ulong helper_##name##_qb(target_ulong rs, target_ulong rt) \
- { \
- uint8_t rs3, rs2, rs1, rs0; \
- uint8_t rt3, rt2, rt1, rt0; \
- uint8_t tempD, tempC, tempB, tempA; \
- \
- MIPSDSP_SPLIT32_8(rs, rs3, rs2, rs1, rs0); \
- MIPSDSP_SPLIT32_8(rt, rt3, rt2, rt1, rt0); \
- \
- tempD = ((uint16_t)rs3 - (uint16_t)rt3 + var) >> 1; \
- tempC = ((uint16_t)rs2 - (uint16_t)rt2 + var) >> 1; \
- tempB = ((uint16_t)rs1 - (uint16_t)rt1 + var) >> 1; \
- tempA = ((uint16_t)rs0 - (uint16_t)rt0 + var) >> 1; \
- \
- return ((uint32_t)tempD << 24) | ((uint32_t)tempC << 16) | \
- ((uint32_t)tempB << 8) | ((uint32_t)tempA); \
- }
- SUBUH_QB(subuh, 0);
- SUBUH_QB(subuh_r, 1);
- #undef SUBUH_QB
- target_ulong helper_addsc(target_ulong rs, target_ulong rt, CPUMIPSState *env)
- {
- uint64_t temp, tempRs, tempRt;
- int32_t flag;
- tempRs = (uint64_t)rs & MIPSDSP_LLO;
- tempRt = (uint64_t)rt & MIPSDSP_LLO;
- temp = tempRs + tempRt;
- flag = (temp & 0x0100000000ull) >> 32;
- set_DSPControl_carryflag(flag, env);
- return (target_long)(int32_t)(temp & MIPSDSP_LLO);
- }
- target_ulong helper_addwc(target_ulong rs, target_ulong rt, CPUMIPSState *env)
- {
- uint32_t rd;
- int32_t temp32, temp31;
- int64_t tempL;
- tempL = (int64_t)(int32_t)rs + (int64_t)(int32_t)rt +
- get_DSPControl_carryflag(env);
- temp31 = (tempL >> 31) & 0x01;
- temp32 = (tempL >> 32) & 0x01;
- if (temp31 != temp32) {
- set_DSPControl_overflow_flag(1, 20, env);
- }
- rd = tempL & MIPSDSP_LLO;
- return (target_long)(int32_t)rd;
- }
- target_ulong helper_modsub(target_ulong rs, target_ulong rt)
- {
- int32_t decr;
- uint16_t lastindex;
- target_ulong rd;
- decr = rt & MIPSDSP_Q0;
- lastindex = (rt >> 8) & MIPSDSP_LO;
- if ((rs & MIPSDSP_LLO) == 0x00000000) {
- rd = (target_ulong)lastindex;
- } else {
- rd = rs - decr;
- }
- return rd;
- }
- target_ulong helper_raddu_w_qb(target_ulong rs)
- {
- target_ulong ret = 0;
- DSP32Value ds;
- unsigned int i;
- ds.uw[0] = rs;
- for (i = 0; i < 4; i++) {
- ret += ds.ub[i];
- }
- return ret;
- }
- #if defined(TARGET_MIPS64)
- target_ulong helper_raddu_l_ob(target_ulong rs)
- {
- target_ulong ret = 0;
- DSP64Value ds;
- unsigned int i;
- ds.ul[0] = rs;
- for (i = 0; i < 8; i++) {
- ret += ds.ub[i];
- }
- return ret;
- }
- #endif
- #define PRECR_QB_PH(name, a, b)\
- target_ulong helper_##name##_qb_ph(target_ulong rs, target_ulong rt) \
- { \
- uint8_t tempD, tempC, tempB, tempA; \
- \
- tempD = (rs >> a) & MIPSDSP_Q0; \
- tempC = (rs >> b) & MIPSDSP_Q0; \
- tempB = (rt >> a) & MIPSDSP_Q0; \
- tempA = (rt >> b) & MIPSDSP_Q0; \
- \
- return MIPSDSP_RETURN32_8(tempD, tempC, tempB, tempA); \
- }
- PRECR_QB_PH(precr, 16, 0);
- PRECR_QB_PH(precrq, 24, 8);
- #undef PRECR_QB_OH
- target_ulong helper_precr_sra_ph_w(uint32_t sa, target_ulong rs,
- target_ulong rt)
- {
- uint16_t tempB, tempA;
- tempB = ((int32_t)rt >> sa) & MIPSDSP_LO;
- tempA = ((int32_t)rs >> sa) & MIPSDSP_LO;
- return MIPSDSP_RETURN32_16(tempB, tempA);
- }
- target_ulong helper_precr_sra_r_ph_w(uint32_t sa,
- target_ulong rs, target_ulong rt)
- {
- uint64_t tempB, tempA;
- /* If sa = 0, then (sa - 1) = -1 will case shift error, so we need else. */
- if (sa == 0) {
- tempB = (rt & MIPSDSP_LO) << 1;
- tempA = (rs & MIPSDSP_LO) << 1;
- } else {
- tempB = ((int32_t)rt >> (sa - 1)) + 1;
- tempA = ((int32_t)rs >> (sa - 1)) + 1;
- }
- rt = (((tempB >> 1) & MIPSDSP_LO) << 16) | ((tempA >> 1) & MIPSDSP_LO);
- return (target_long)(int32_t)rt;
- }
- target_ulong helper_precrq_ph_w(target_ulong rs, target_ulong rt)
- {
- uint16_t tempB, tempA;
- tempB = (rs & MIPSDSP_HI) >> 16;
- tempA = (rt & MIPSDSP_HI) >> 16;
- return MIPSDSP_RETURN32_16(tempB, tempA);
- }
- target_ulong helper_precrq_rs_ph_w(target_ulong rs, target_ulong rt,
- CPUMIPSState *env)
- {
- uint16_t tempB, tempA;
- tempB = mipsdsp_trunc16_sat16_round(rs, env);
- tempA = mipsdsp_trunc16_sat16_round(rt, env);
- return MIPSDSP_RETURN32_16(tempB, tempA);
- }
- #if defined(TARGET_MIPS64)
- target_ulong helper_precr_ob_qh(target_ulong rs, target_ulong rt)
- {
- uint8_t rs6, rs4, rs2, rs0;
- uint8_t rt6, rt4, rt2, rt0;
- uint64_t temp;
- rs6 = (rs >> 48) & MIPSDSP_Q0;
- rs4 = (rs >> 32) & MIPSDSP_Q0;
- rs2 = (rs >> 16) & MIPSDSP_Q0;
- rs0 = rs & MIPSDSP_Q0;
- rt6 = (rt >> 48) & MIPSDSP_Q0;
- rt4 = (rt >> 32) & MIPSDSP_Q0;
- rt2 = (rt >> 16) & MIPSDSP_Q0;
- rt0 = rt & MIPSDSP_Q0;
- temp = ((uint64_t)rs6 << 56) | ((uint64_t)rs4 << 48) |
- ((uint64_t)rs2 << 40) | ((uint64_t)rs0 << 32) |
- ((uint64_t)rt6 << 24) | ((uint64_t)rt4 << 16) |
- ((uint64_t)rt2 << 8) | (uint64_t)rt0;
- return temp;
- }
- #define PRECR_QH_PW(name, var) \
- target_ulong helper_precr_##name##_qh_pw(target_ulong rs, target_ulong rt, \
- uint32_t sa) \
- { \
- uint16_t rs3, rs2, rs1, rs0; \
- uint16_t rt3, rt2, rt1, rt0; \
- uint16_t tempD, tempC, tempB, tempA; \
- \
- MIPSDSP_SPLIT64_16(rs, rs3, rs2, rs1, rs0); \
- MIPSDSP_SPLIT64_16(rt, rt3, rt2, rt1, rt0); \
- \
- /* When sa = 0, we use rt2, rt0, rs2, rs0; \
- * when sa != 0, we use rt3, rt1, rs3, rs1. */ \
- if (sa == 0) { \
- tempD = rt2 << var; \
- tempC = rt0 << var; \
- tempB = rs2 << var; \
- tempA = rs0 << var; \
- } else { \
- tempD = (((int16_t)rt3 >> sa) + var) >> var; \
- tempC = (((int16_t)rt1 >> sa) + var) >> var; \
- tempB = (((int16_t)rs3 >> sa) + var) >> var; \
- tempA = (((int16_t)rs1 >> sa) + var) >> var; \
- } \
- \
- return MIPSDSP_RETURN64_16(tempD, tempC, tempB, tempA); \
- }
- PRECR_QH_PW(sra, 0);
- PRECR_QH_PW(sra_r, 1);
- #undef PRECR_QH_PW
- target_ulong helper_precrq_ob_qh(target_ulong rs, target_ulong rt)
- {
- uint8_t rs6, rs4, rs2, rs0;
- uint8_t rt6, rt4, rt2, rt0;
- uint64_t temp;
- rs6 = (rs >> 56) & MIPSDSP_Q0;
- rs4 = (rs >> 40) & MIPSDSP_Q0;
- rs2 = (rs >> 24) & MIPSDSP_Q0;
- rs0 = (rs >> 8) & MIPSDSP_Q0;
- rt6 = (rt >> 56) & MIPSDSP_Q0;
- rt4 = (rt >> 40) & MIPSDSP_Q0;
- rt2 = (rt >> 24) & MIPSDSP_Q0;
- rt0 = (rt >> 8) & MIPSDSP_Q0;
- temp = ((uint64_t)rs6 << 56) | ((uint64_t)rs4 << 48) |
- ((uint64_t)rs2 << 40) | ((uint64_t)rs0 << 32) |
- ((uint64_t)rt6 << 24) | ((uint64_t)rt4 << 16) |
- ((uint64_t)rt2 << 8) | (uint64_t)rt0;
- return temp;
- }
- target_ulong helper_precrq_qh_pw(target_ulong rs, target_ulong rt)
- {
- uint16_t tempD, tempC, tempB, tempA;
- tempD = (rs >> 48) & MIPSDSP_LO;
- tempC = (rs >> 16) & MIPSDSP_LO;
- tempB = (rt >> 48) & MIPSDSP_LO;
- tempA = (rt >> 16) & MIPSDSP_LO;
- return MIPSDSP_RETURN64_16(tempD, tempC, tempB, tempA);
- }
- target_ulong helper_precrq_rs_qh_pw(target_ulong rs, target_ulong rt,
- CPUMIPSState *env)
- {
- uint32_t rs2, rs0;
- uint32_t rt2, rt0;
- uint16_t tempD, tempC, tempB, tempA;
- rs2 = (rs >> 32) & MIPSDSP_LLO;
- rs0 = rs & MIPSDSP_LLO;
- rt2 = (rt >> 32) & MIPSDSP_LLO;
- rt0 = rt & MIPSDSP_LLO;
- tempD = mipsdsp_trunc16_sat16_round(rs2, env);
- tempC = mipsdsp_trunc16_sat16_round(rs0, env);
- tempB = mipsdsp_trunc16_sat16_round(rt2, env);
- tempA = mipsdsp_trunc16_sat16_round(rt0, env);
- return MIPSDSP_RETURN64_16(tempD, tempC, tempB, tempA);
- }
- target_ulong helper_precrq_pw_l(target_ulong rs, target_ulong rt)
- {
- uint32_t tempB, tempA;
- tempB = (rs >> 32) & MIPSDSP_LLO;
- tempA = (rt >> 32) & MIPSDSP_LLO;
- return MIPSDSP_RETURN64_32(tempB, tempA);
- }
- #endif
- target_ulong helper_precrqu_s_qb_ph(target_ulong rs, target_ulong rt,
- CPUMIPSState *env)
- {
- uint8_t tempD, tempC, tempB, tempA;
- uint16_t rsh, rsl, rth, rtl;
- rsh = (rs & MIPSDSP_HI) >> 16;
- rsl = rs & MIPSDSP_LO;
- rth = (rt & MIPSDSP_HI) >> 16;
- rtl = rt & MIPSDSP_LO;
- tempD = mipsdsp_sat8_reduce_precision(rsh, env);
- tempC = mipsdsp_sat8_reduce_precision(rsl, env);
- tempB = mipsdsp_sat8_reduce_precision(rth, env);
- tempA = mipsdsp_sat8_reduce_precision(rtl, env);
- return MIPSDSP_RETURN32_8(tempD, tempC, tempB, tempA);
- }
- #if defined(TARGET_MIPS64)
- target_ulong helper_precrqu_s_ob_qh(target_ulong rs, target_ulong rt,
- CPUMIPSState *env)
- {
- int i;
- uint16_t rs3, rs2, rs1, rs0;
- uint16_t rt3, rt2, rt1, rt0;
- uint8_t temp[8];
- uint64_t result;
- result = 0;
- MIPSDSP_SPLIT64_16(rs, rs3, rs2, rs1, rs0);
- MIPSDSP_SPLIT64_16(rt, rt3, rt2, rt1, rt0);
- temp[7] = mipsdsp_sat8_reduce_precision(rs3, env);
- temp[6] = mipsdsp_sat8_reduce_precision(rs2, env);
- temp[5] = mipsdsp_sat8_reduce_precision(rs1, env);
- temp[4] = mipsdsp_sat8_reduce_precision(rs0, env);
- temp[3] = mipsdsp_sat8_reduce_precision(rt3, env);
- temp[2] = mipsdsp_sat8_reduce_precision(rt2, env);
- temp[1] = mipsdsp_sat8_reduce_precision(rt1, env);
- temp[0] = mipsdsp_sat8_reduce_precision(rt0, env);
- for (i = 0; i < 8; i++) {
- result |= (uint64_t)temp[i] << (8 * i);
- }
- return result;
- }
- #define PRECEQ_PW(name, a, b) \
- target_ulong helper_preceq_pw_##name(target_ulong rt) \
- { \
- uint16_t tempB, tempA; \
- uint32_t tempBI, tempAI; \
- \
- tempB = (rt >> a) & MIPSDSP_LO; \
- tempA = (rt >> b) & MIPSDSP_LO; \
- \
- tempBI = (uint32_t)tempB << 16; \
- tempAI = (uint32_t)tempA << 16; \
- \
- return MIPSDSP_RETURN64_32(tempBI, tempAI); \
- }
- PRECEQ_PW(qhl, 48, 32);
- PRECEQ_PW(qhr, 16, 0);
- PRECEQ_PW(qhla, 48, 16);
- PRECEQ_PW(qhra, 32, 0);
- #undef PRECEQ_PW
- #endif
- #define PRECEQU_PH(name, a, b) \
- target_ulong helper_precequ_ph_##name(target_ulong rt) \
- { \
- uint16_t tempB, tempA; \
- \
- tempB = (rt >> a) & MIPSDSP_Q0; \
- tempA = (rt >> b) & MIPSDSP_Q0; \
- \
- tempB = tempB << 7; \
- tempA = tempA << 7; \
- \
- return MIPSDSP_RETURN32_16(tempB, tempA); \
- }
- PRECEQU_PH(qbl, 24, 16);
- PRECEQU_PH(qbr, 8, 0);
- PRECEQU_PH(qbla, 24, 8);
- PRECEQU_PH(qbra, 16, 0);
- #undef PRECEQU_PH
- #if defined(TARGET_MIPS64)
- #define PRECEQU_QH(name, a, b, c, d) \
- target_ulong helper_precequ_qh_##name(target_ulong rt) \
- { \
- uint16_t tempD, tempC, tempB, tempA; \
- \
- tempD = (rt >> a) & MIPSDSP_Q0; \
- tempC = (rt >> b) & MIPSDSP_Q0; \
- tempB = (rt >> c) & MIPSDSP_Q0; \
- tempA = (rt >> d) & MIPSDSP_Q0; \
- \
- tempD = tempD << 7; \
- tempC = tempC << 7; \
- tempB = tempB << 7; \
- tempA = tempA << 7; \
- \
- return MIPSDSP_RETURN64_16(tempD, tempC, tempB, tempA); \
- }
- PRECEQU_QH(obl, 56, 48, 40, 32);
- PRECEQU_QH(obr, 24, 16, 8, 0);
- PRECEQU_QH(obla, 56, 40, 24, 8);
- PRECEQU_QH(obra, 48, 32, 16, 0);
- #undef PRECEQU_QH
- #endif
- #define PRECEU_PH(name, a, b) \
- target_ulong helper_preceu_ph_##name(target_ulong rt) \
- { \
- uint16_t tempB, tempA; \
- \
- tempB = (rt >> a) & MIPSDSP_Q0; \
- tempA = (rt >> b) & MIPSDSP_Q0; \
- \
- return MIPSDSP_RETURN32_16(tempB, tempA); \
- }
- PRECEU_PH(qbl, 24, 16);
- PRECEU_PH(qbr, 8, 0);
- PRECEU_PH(qbla, 24, 8);
- PRECEU_PH(qbra, 16, 0);
- #undef PRECEU_PH
- #if defined(TARGET_MIPS64)
- #define PRECEU_QH(name, a, b, c, d) \
- target_ulong helper_preceu_qh_##name(target_ulong rt) \
- { \
- uint16_t tempD, tempC, tempB, tempA; \
- \
- tempD = (rt >> a) & MIPSDSP_Q0; \
- tempC = (rt >> b) & MIPSDSP_Q0; \
- tempB = (rt >> c) & MIPSDSP_Q0; \
- tempA = (rt >> d) & MIPSDSP_Q0; \
- \
- return MIPSDSP_RETURN64_16(tempD, tempC, tempB, tempA); \
- }
- PRECEU_QH(obl, 56, 48, 40, 32);
- PRECEU_QH(obr, 24, 16, 8, 0);
- PRECEU_QH(obla, 56, 40, 24, 8);
- PRECEU_QH(obra, 48, 32, 16, 0);
- #undef PRECEU_QH
- #endif
- /** DSP GPR-Based Shift Sub-class insns **/
- #define SHIFT_QB(name, func) \
- target_ulong helper_##name##_qb(target_ulong sa, target_ulong rt) \
- { \
- uint8_t rt3, rt2, rt1, rt0; \
- \
- sa = sa & 0x07; \
- \
- MIPSDSP_SPLIT32_8(rt, rt3, rt2, rt1, rt0); \
- \
- rt3 = mipsdsp_##func(rt3, sa); \
- rt2 = mipsdsp_##func(rt2, sa); \
- rt1 = mipsdsp_##func(rt1, sa); \
- rt0 = mipsdsp_##func(rt0, sa); \
- \
- return MIPSDSP_RETURN32_8(rt3, rt2, rt1, rt0); \
- }
- #define SHIFT_QB_ENV(name, func) \
- target_ulong helper_##name##_qb(target_ulong sa, target_ulong rt,\
- CPUMIPSState *env) \
- { \
- uint8_t rt3, rt2, rt1, rt0; \
- \
- sa = sa & 0x07; \
- \
- MIPSDSP_SPLIT32_8(rt, rt3, rt2, rt1, rt0); \
- \
- rt3 = mipsdsp_##func(rt3, sa, env); \
- rt2 = mipsdsp_##func(rt2, sa, env); \
- rt1 = mipsdsp_##func(rt1, sa, env); \
- rt0 = mipsdsp_##func(rt0, sa, env); \
- \
- return MIPSDSP_RETURN32_8(rt3, rt2, rt1, rt0); \
- }
- SHIFT_QB_ENV(shll, lshift8);
- SHIFT_QB(shrl, rshift_u8);
- SHIFT_QB(shra, rashift8);
- SHIFT_QB(shra_r, rnd8_rashift);
- #undef SHIFT_QB
- #undef SHIFT_QB_ENV
- #if defined(TARGET_MIPS64)
- #define SHIFT_OB(name, func) \
- target_ulong helper_##name##_ob(target_ulong rt, target_ulong sa) \
- { \
- int i; \
- uint8_t rt_t[8]; \
- uint64_t temp; \
- \
- sa = sa & 0x07; \
- temp = 0; \
- \
- for (i = 0; i < 8; i++) { \
- rt_t[i] = (rt >> (8 * i)) & MIPSDSP_Q0; \
- rt_t[i] = mipsdsp_##func(rt_t[i], sa); \
- temp |= (uint64_t)rt_t[i] << (8 * i); \
- } \
- \
- return temp; \
- }
- #define SHIFT_OB_ENV(name, func) \
- target_ulong helper_##name##_ob(target_ulong rt, target_ulong sa, \
- CPUMIPSState *env) \
- { \
- int i; \
- uint8_t rt_t[8]; \
- uint64_t temp; \
- \
- sa = sa & 0x07; \
- temp = 0; \
- \
- for (i = 0; i < 8; i++) { \
- rt_t[i] = (rt >> (8 * i)) & MIPSDSP_Q0; \
- rt_t[i] = mipsdsp_##func(rt_t[i], sa, env); \
- temp |= (uint64_t)rt_t[i] << (8 * i); \
- } \
- \
- return temp; \
- }
- SHIFT_OB_ENV(shll, lshift8);
- SHIFT_OB(shrl, rshift_u8);
- SHIFT_OB(shra, rashift8);
- SHIFT_OB(shra_r, rnd8_rashift);
- #undef SHIFT_OB
- #undef SHIFT_OB_ENV
- #endif
- #define SHIFT_PH(name, func) \
- target_ulong helper_##name##_ph(target_ulong sa, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- uint16_t rth, rtl; \
- \
- sa = sa & 0x0F; \
- \
- MIPSDSP_SPLIT32_16(rt, rth, rtl); \
- \
- rth = mipsdsp_##func(rth, sa, env); \
- rtl = mipsdsp_##func(rtl, sa, env); \
- \
- return MIPSDSP_RETURN32_16(rth, rtl); \
- }
- SHIFT_PH(shll, lshift16);
- SHIFT_PH(shll_s, sat16_lshift);
- #undef SHIFT_PH
- #if defined(TARGET_MIPS64)
- #define SHIFT_QH(name, func) \
- target_ulong helper_##name##_qh(target_ulong rt, target_ulong sa) \
- { \
- uint16_t rt3, rt2, rt1, rt0; \
- \
- sa = sa & 0x0F; \
- \
- MIPSDSP_SPLIT64_16(rt, rt3, rt2, rt1, rt0); \
- \
- rt3 = mipsdsp_##func(rt3, sa); \
- rt2 = mipsdsp_##func(rt2, sa); \
- rt1 = mipsdsp_##func(rt1, sa); \
- rt0 = mipsdsp_##func(rt0, sa); \
- \
- return MIPSDSP_RETURN64_16(rt3, rt2, rt1, rt0); \
- }
- #define SHIFT_QH_ENV(name, func) \
- target_ulong helper_##name##_qh(target_ulong rt, target_ulong sa, \
- CPUMIPSState *env) \
- { \
- uint16_t rt3, rt2, rt1, rt0; \
- \
- sa = sa & 0x0F; \
- \
- MIPSDSP_SPLIT64_16(rt, rt3, rt2, rt1, rt0); \
- \
- rt3 = mipsdsp_##func(rt3, sa, env); \
- rt2 = mipsdsp_##func(rt2, sa, env); \
- rt1 = mipsdsp_##func(rt1, sa, env); \
- rt0 = mipsdsp_##func(rt0, sa, env); \
- \
- return MIPSDSP_RETURN64_16(rt3, rt2, rt1, rt0); \
- }
- SHIFT_QH_ENV(shll, lshift16);
- SHIFT_QH_ENV(shll_s, sat16_lshift);
- SHIFT_QH(shrl, rshift_u16);
- SHIFT_QH(shra, rashift16);
- SHIFT_QH(shra_r, rnd16_rashift);
- #undef SHIFT_QH
- #undef SHIFT_QH_ENV
- #endif
- #define SHIFT_W(name, func) \
- target_ulong helper_##name##_w(target_ulong sa, target_ulong rt) \
- { \
- uint32_t temp; \
- \
- sa = sa & 0x1F; \
- temp = mipsdsp_##func(rt, sa); \
- \
- return (target_long)(int32_t)temp; \
- }
- #define SHIFT_W_ENV(name, func) \
- target_ulong helper_##name##_w(target_ulong sa, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- uint32_t temp; \
- \
- sa = sa & 0x1F; \
- temp = mipsdsp_##func(rt, sa, env); \
- \
- return (target_long)(int32_t)temp; \
- }
- SHIFT_W_ENV(shll_s, sat32_lshift);
- SHIFT_W(shra_r, rnd32_rashift);
- #undef SHIFT_W
- #undef SHIFT_W_ENV
- #if defined(TARGET_MIPS64)
- #define SHIFT_PW(name, func) \
- target_ulong helper_##name##_pw(target_ulong rt, target_ulong sa) \
- { \
- uint32_t rt1, rt0; \
- \
- sa = sa & 0x1F; \
- MIPSDSP_SPLIT64_32(rt, rt1, rt0); \
- \
- rt1 = mipsdsp_##func(rt1, sa); \
- rt0 = mipsdsp_##func(rt0, sa); \
- \
- return MIPSDSP_RETURN64_32(rt1, rt0); \
- }
- #define SHIFT_PW_ENV(name, func) \
- target_ulong helper_##name##_pw(target_ulong rt, target_ulong sa, \
- CPUMIPSState *env) \
- { \
- uint32_t rt1, rt0; \
- \
- sa = sa & 0x1F; \
- MIPSDSP_SPLIT64_32(rt, rt1, rt0); \
- \
- rt1 = mipsdsp_##func(rt1, sa, env); \
- rt0 = mipsdsp_##func(rt0, sa, env); \
- \
- return MIPSDSP_RETURN64_32(rt1, rt0); \
- }
- SHIFT_PW_ENV(shll, lshift32);
- SHIFT_PW_ENV(shll_s, sat32_lshift);
- SHIFT_PW(shra, rashift32);
- SHIFT_PW(shra_r, rnd32_rashift);
- #undef SHIFT_PW
- #undef SHIFT_PW_ENV
- #endif
- #define SHIFT_PH(name, func) \
- target_ulong helper_##name##_ph(target_ulong sa, target_ulong rt) \
- { \
- uint16_t rth, rtl; \
- \
- sa = sa & 0x0F; \
- \
- MIPSDSP_SPLIT32_16(rt, rth, rtl); \
- \
- rth = mipsdsp_##func(rth, sa); \
- rtl = mipsdsp_##func(rtl, sa); \
- \
- return MIPSDSP_RETURN32_16(rth, rtl); \
- }
- SHIFT_PH(shrl, rshift_u16);
- SHIFT_PH(shra, rashift16);
- SHIFT_PH(shra_r, rnd16_rashift);
- #undef SHIFT_PH
- /** DSP Multiply Sub-class insns **/
- /* Return value made up by two 16bits value.
- * FIXME give the macro a better name.
- */
- #define MUL_RETURN32_16_PH(name, func, \
- rsmov1, rsmov2, rsfilter, \
- rtmov1, rtmov2, rtfilter) \
- target_ulong helper_##name(target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- uint16_t rsB, rsA, rtB, rtA; \
- \
- rsB = (rs >> rsmov1) & rsfilter; \
- rsA = (rs >> rsmov2) & rsfilter; \
- rtB = (rt >> rtmov1) & rtfilter; \
- rtA = (rt >> rtmov2) & rtfilter; \
- \
- rsB = mipsdsp_##func(rsB, rtB, env); \
- rsA = mipsdsp_##func(rsA, rtA, env); \
- \
- return MIPSDSP_RETURN32_16(rsB, rsA); \
- }
- MUL_RETURN32_16_PH(muleu_s_ph_qbl, mul_u8_u16, \
- 24, 16, MIPSDSP_Q0, \
- 16, 0, MIPSDSP_LO);
- MUL_RETURN32_16_PH(muleu_s_ph_qbr, mul_u8_u16, \
- 8, 0, MIPSDSP_Q0, \
- 16, 0, MIPSDSP_LO);
- MUL_RETURN32_16_PH(mulq_rs_ph, rndq15_mul_q15_q15, \
- 16, 0, MIPSDSP_LO, \
- 16, 0, MIPSDSP_LO);
- MUL_RETURN32_16_PH(mul_ph, mul_i16_i16, \
- 16, 0, MIPSDSP_LO, \
- 16, 0, MIPSDSP_LO);
- MUL_RETURN32_16_PH(mul_s_ph, sat16_mul_i16_i16, \
- 16, 0, MIPSDSP_LO, \
- 16, 0, MIPSDSP_LO);
- MUL_RETURN32_16_PH(mulq_s_ph, sat16_mul_q15_q15, \
- 16, 0, MIPSDSP_LO, \
- 16, 0, MIPSDSP_LO);
- #undef MUL_RETURN32_16_PH
- #define MUL_RETURN32_32_ph(name, func, movbits) \
- target_ulong helper_##name(target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- int16_t rsh, rth; \
- int32_t temp; \
- \
- rsh = (rs >> movbits) & MIPSDSP_LO; \
- rth = (rt >> movbits) & MIPSDSP_LO; \
- temp = mipsdsp_##func(rsh, rth, env); \
- \
- return (target_long)(int32_t)temp; \
- }
- MUL_RETURN32_32_ph(muleq_s_w_phl, mul_q15_q15_overflowflag21, 16);
- MUL_RETURN32_32_ph(muleq_s_w_phr, mul_q15_q15_overflowflag21, 0);
- #undef MUL_RETURN32_32_ph
- #define MUL_VOID_PH(name, use_ac_env) \
- void helper_##name(uint32_t ac, target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- int16_t rsh, rsl, rth, rtl; \
- int32_t tempB, tempA; \
- int64_t acc, dotp; \
- \
- MIPSDSP_SPLIT32_16(rs, rsh, rsl); \
- MIPSDSP_SPLIT32_16(rt, rth, rtl); \
- \
- if (use_ac_env == 1) { \
- tempB = mipsdsp_mul_q15_q15(ac, rsh, rth, env); \
- tempA = mipsdsp_mul_q15_q15(ac, rsl, rtl, env); \
- } else { \
- tempB = mipsdsp_mul_u16_u16(rsh, rth); \
- tempA = mipsdsp_mul_u16_u16(rsl, rtl); \
- } \
- \
- dotp = (int64_t)tempB - (int64_t)tempA; \
- acc = ((uint64_t)env->active_tc.HI[ac] << 32) | \
- ((uint64_t)env->active_tc.LO[ac] & MIPSDSP_LLO); \
- dotp = dotp + acc; \
- env->active_tc.HI[ac] = (target_long)(int32_t) \
- ((dotp & MIPSDSP_LHI) >> 32); \
- env->active_tc.LO[ac] = (target_long)(int32_t)(dotp & MIPSDSP_LLO); \
- }
- MUL_VOID_PH(mulsaq_s_w_ph, 1);
- MUL_VOID_PH(mulsa_w_ph, 0);
- #undef MUL_VOID_PH
- #if defined(TARGET_MIPS64)
- #define MUL_RETURN64_16_QH(name, func, \
- rsmov1, rsmov2, rsmov3, rsmov4, rsfilter, \
- rtmov1, rtmov2, rtmov3, rtmov4, rtfilter) \
- target_ulong helper_##name(target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- uint16_t rs3, rs2, rs1, rs0; \
- uint16_t rt3, rt2, rt1, rt0; \
- uint16_t tempD, tempC, tempB, tempA; \
- \
- rs3 = (rs >> rsmov1) & rsfilter; \
- rs2 = (rs >> rsmov2) & rsfilter; \
- rs1 = (rs >> rsmov3) & rsfilter; \
- rs0 = (rs >> rsmov4) & rsfilter; \
- rt3 = (rt >> rtmov1) & rtfilter; \
- rt2 = (rt >> rtmov2) & rtfilter; \
- rt1 = (rt >> rtmov3) & rtfilter; \
- rt0 = (rt >> rtmov4) & rtfilter; \
- \
- tempD = mipsdsp_##func(rs3, rt3, env); \
- tempC = mipsdsp_##func(rs2, rt2, env); \
- tempB = mipsdsp_##func(rs1, rt1, env); \
- tempA = mipsdsp_##func(rs0, rt0, env); \
- \
- return MIPSDSP_RETURN64_16(tempD, tempC, tempB, tempA); \
- }
- MUL_RETURN64_16_QH(muleu_s_qh_obl, mul_u8_u16, \
- 56, 48, 40, 32, MIPSDSP_Q0, \
- 48, 32, 16, 0, MIPSDSP_LO);
- MUL_RETURN64_16_QH(muleu_s_qh_obr, mul_u8_u16, \
- 24, 16, 8, 0, MIPSDSP_Q0, \
- 48, 32, 16, 0, MIPSDSP_LO);
- MUL_RETURN64_16_QH(mulq_rs_qh, rndq15_mul_q15_q15, \
- 48, 32, 16, 0, MIPSDSP_LO, \
- 48, 32, 16, 0, MIPSDSP_LO);
- #undef MUL_RETURN64_16_QH
- #define MUL_RETURN64_32_QH(name, \
- rsmov1, rsmov2, \
- rtmov1, rtmov2) \
- target_ulong helper_##name(target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- uint16_t rsB, rsA; \
- uint16_t rtB, rtA; \
- uint32_t tempB, tempA; \
- \
- rsB = (rs >> rsmov1) & MIPSDSP_LO; \
- rsA = (rs >> rsmov2) & MIPSDSP_LO; \
- rtB = (rt >> rtmov1) & MIPSDSP_LO; \
- rtA = (rt >> rtmov2) & MIPSDSP_LO; \
- \
- tempB = mipsdsp_mul_q15_q15(5, rsB, rtB, env); \
- tempA = mipsdsp_mul_q15_q15(5, rsA, rtA, env); \
- \
- return ((uint64_t)tempB << 32) | (uint64_t)tempA; \
- }
- MUL_RETURN64_32_QH(muleq_s_pw_qhl, 48, 32, 48, 32);
- MUL_RETURN64_32_QH(muleq_s_pw_qhr, 16, 0, 16, 0);
- #undef MUL_RETURN64_32_QH
- void helper_mulsaq_s_w_qh(target_ulong rs, target_ulong rt, uint32_t ac,
- CPUMIPSState *env)
- {
- int16_t rs3, rs2, rs1, rs0;
- int16_t rt3, rt2, rt1, rt0;
- int32_t tempD, tempC, tempB, tempA;
- int64_t acc[2];
- int64_t temp[2];
- int64_t temp_sum;
- MIPSDSP_SPLIT64_16(rs, rs3, rs2, rs1, rs0);
- MIPSDSP_SPLIT64_16(rt, rt3, rt2, rt1, rt0);
- tempD = mipsdsp_mul_q15_q15(ac, rs3, rt3, env);
- tempC = mipsdsp_mul_q15_q15(ac, rs2, rt2, env);
- tempB = mipsdsp_mul_q15_q15(ac, rs1, rt1, env);
- tempA = mipsdsp_mul_q15_q15(ac, rs0, rt0, env);
- temp[0] = ((int32_t)tempD - (int32_t)tempC) +
- ((int32_t)tempB - (int32_t)tempA);
- temp[0] = (int64_t)(temp[0] << 30) >> 30;
- if (((temp[0] >> 33) & 0x01) == 0) {
- temp[1] = 0x00;
- } else {
- temp[1] = ~0ull;
- }
- acc[0] = env->active_tc.LO[ac];
- acc[1] = env->active_tc.HI[ac];
- temp_sum = acc[0] + temp[0];
- if (((uint64_t)temp_sum < (uint64_t)acc[0]) &&
- ((uint64_t)temp_sum < (uint64_t)temp[0])) {
- acc[1] += 1;
- }
- acc[0] = temp_sum;
- acc[1] += temp[1];
- env->active_tc.HI[ac] = acc[1];
- env->active_tc.LO[ac] = acc[0];
- }
- #endif
- #define DP_QB(name, func, is_add, rsmov1, rsmov2, rtmov1, rtmov2) \
- void helper_##name(uint32_t ac, target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- uint8_t rs3, rs2; \
- uint8_t rt3, rt2; \
- uint16_t tempB, tempA; \
- uint64_t tempC, dotp; \
- \
- rs3 = (rs >> rsmov1) & MIPSDSP_Q0; \
- rs2 = (rs >> rsmov2) & MIPSDSP_Q0; \
- rt3 = (rt >> rtmov1) & MIPSDSP_Q0; \
- rt2 = (rt >> rtmov2) & MIPSDSP_Q0; \
- tempB = mipsdsp_##func(rs3, rt3); \
- tempA = mipsdsp_##func(rs2, rt2); \
- dotp = (int64_t)tempB + (int64_t)tempA; \
- if (is_add) { \
- tempC = (((uint64_t)env->active_tc.HI[ac] << 32) | \
- ((uint64_t)env->active_tc.LO[ac] & MIPSDSP_LLO)) \
- + dotp; \
- } else { \
- tempC = (((uint64_t)env->active_tc.HI[ac] << 32) | \
- ((uint64_t)env->active_tc.LO[ac] & MIPSDSP_LLO)) \
- - dotp; \
- } \
- \
- env->active_tc.HI[ac] = (target_long)(int32_t) \
- ((tempC & MIPSDSP_LHI) >> 32); \
- env->active_tc.LO[ac] = (target_long)(int32_t)(tempC & MIPSDSP_LLO); \
- }
- DP_QB(dpau_h_qbl, mul_u8_u8, 1, 24, 16, 24, 16);
- DP_QB(dpau_h_qbr, mul_u8_u8, 1, 8, 0, 8, 0);
- DP_QB(dpsu_h_qbl, mul_u8_u8, 0, 24, 16, 24, 16);
- DP_QB(dpsu_h_qbr, mul_u8_u8, 0, 8, 0, 8, 0);
- #undef DP_QB
- #if defined(TARGET_MIPS64)
- #define DP_OB(name, add_sub, \
- rsmov1, rsmov2, rsmov3, rsmov4, \
- rtmov1, rtmov2, rtmov3, rtmov4) \
- void helper_##name(target_ulong rs, target_ulong rt, uint32_t ac, \
- CPUMIPSState *env) \
- { \
- uint8_t rsD, rsC, rsB, rsA; \
- uint8_t rtD, rtC, rtB, rtA; \
- uint16_t tempD, tempC, tempB, tempA; \
- uint64_t temp[2]; \
- uint64_t acc[2]; \
- uint64_t temp_sum; \
- \
- temp[0] = 0; \
- temp[1] = 0; \
- \
- rsD = (rs >> rsmov1) & MIPSDSP_Q0; \
- rsC = (rs >> rsmov2) & MIPSDSP_Q0; \
- rsB = (rs >> rsmov3) & MIPSDSP_Q0; \
- rsA = (rs >> rsmov4) & MIPSDSP_Q0; \
- rtD = (rt >> rtmov1) & MIPSDSP_Q0; \
- rtC = (rt >> rtmov2) & MIPSDSP_Q0; \
- rtB = (rt >> rtmov3) & MIPSDSP_Q0; \
- rtA = (rt >> rtmov4) & MIPSDSP_Q0; \
- \
- tempD = mipsdsp_mul_u8_u8(rsD, rtD); \
- tempC = mipsdsp_mul_u8_u8(rsC, rtC); \
- tempB = mipsdsp_mul_u8_u8(rsB, rtB); \
- tempA = mipsdsp_mul_u8_u8(rsA, rtA); \
- \
- temp[0] = (uint64_t)tempD + (uint64_t)tempC + \
- (uint64_t)tempB + (uint64_t)tempA; \
- \
- acc[0] = env->active_tc.LO[ac]; \
- acc[1] = env->active_tc.HI[ac]; \
- \
- if (add_sub) { \
- temp_sum = acc[0] + temp[0]; \
- if (((uint64_t)temp_sum < (uint64_t)acc[0]) && \
- ((uint64_t)temp_sum < (uint64_t)temp[0])) { \
- acc[1] += 1; \
- } \
- temp[0] = temp_sum; \
- temp[1] = acc[1] + temp[1]; \
- } else { \
- temp_sum = acc[0] - temp[0]; \
- if ((uint64_t)temp_sum > (uint64_t)acc[0]) { \
- acc[1] -= 1; \
- } \
- temp[0] = temp_sum; \
- temp[1] = acc[1] - temp[1]; \
- } \
- \
- env->active_tc.HI[ac] = temp[1]; \
- env->active_tc.LO[ac] = temp[0]; \
- }
- DP_OB(dpau_h_obl, 1, 56, 48, 40, 32, 56, 48, 40, 32);
- DP_OB(dpau_h_obr, 1, 24, 16, 8, 0, 24, 16, 8, 0);
- DP_OB(dpsu_h_obl, 0, 56, 48, 40, 32, 56, 48, 40, 32);
- DP_OB(dpsu_h_obr, 0, 24, 16, 8, 0, 24, 16, 8, 0);
- #undef DP_OB
- #endif
- #define DP_NOFUNC_PH(name, is_add, rsmov1, rsmov2, rtmov1, rtmov2) \
- void helper_##name(uint32_t ac, target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- int16_t rsB, rsA, rtB, rtA; \
- int32_t tempA, tempB; \
- int64_t acc; \
- \
- rsB = (rs >> rsmov1) & MIPSDSP_LO; \
- rsA = (rs >> rsmov2) & MIPSDSP_LO; \
- rtB = (rt >> rtmov1) & MIPSDSP_LO; \
- rtA = (rt >> rtmov2) & MIPSDSP_LO; \
- \
- tempB = (int32_t)rsB * (int32_t)rtB; \
- tempA = (int32_t)rsA * (int32_t)rtA; \
- \
- acc = ((uint64_t)env->active_tc.HI[ac] << 32) | \
- ((uint64_t)env->active_tc.LO[ac] & MIPSDSP_LLO); \
- \
- if (is_add) { \
- acc = acc + ((int64_t)tempB + (int64_t)tempA); \
- } else { \
- acc = acc - ((int64_t)tempB + (int64_t)tempA); \
- } \
- \
- env->active_tc.HI[ac] = (target_long)(int32_t)((acc & MIPSDSP_LHI) >> 32); \
- env->active_tc.LO[ac] = (target_long)(int32_t)(acc & MIPSDSP_LLO); \
- }
- DP_NOFUNC_PH(dpa_w_ph, 1, 16, 0, 16, 0);
- DP_NOFUNC_PH(dpax_w_ph, 1, 16, 0, 0, 16);
- DP_NOFUNC_PH(dps_w_ph, 0, 16, 0, 16, 0);
- DP_NOFUNC_PH(dpsx_w_ph, 0, 16, 0, 0, 16);
- #undef DP_NOFUNC_PH
- #define DP_HASFUNC_PH(name, is_add, rsmov1, rsmov2, rtmov1, rtmov2) \
- void helper_##name(uint32_t ac, target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- int16_t rsB, rsA, rtB, rtA; \
- int32_t tempB, tempA; \
- int64_t acc, dotp; \
- \
- rsB = (rs >> rsmov1) & MIPSDSP_LO; \
- rsA = (rs >> rsmov2) & MIPSDSP_LO; \
- rtB = (rt >> rtmov1) & MIPSDSP_LO; \
- rtA = (rt >> rtmov2) & MIPSDSP_LO; \
- \
- tempB = mipsdsp_mul_q15_q15(ac, rsB, rtB, env); \
- tempA = mipsdsp_mul_q15_q15(ac, rsA, rtA, env); \
- \
- dotp = (int64_t)tempB + (int64_t)tempA; \
- acc = ((uint64_t)env->active_tc.HI[ac] << 32) | \
- ((uint64_t)env->active_tc.LO[ac] & MIPSDSP_LLO); \
- \
- if (is_add) { \
- acc = acc + dotp; \
- } else { \
- acc = acc - dotp; \
- } \
- \
- env->active_tc.HI[ac] = (target_long)(int32_t) \
- ((acc & MIPSDSP_LHI) >> 32); \
- env->active_tc.LO[ac] = (target_long)(int32_t) \
- (acc & MIPSDSP_LLO); \
- }
- DP_HASFUNC_PH(dpaq_s_w_ph, 1, 16, 0, 16, 0);
- DP_HASFUNC_PH(dpaqx_s_w_ph, 1, 16, 0, 0, 16);
- DP_HASFUNC_PH(dpsq_s_w_ph, 0, 16, 0, 16, 0);
- DP_HASFUNC_PH(dpsqx_s_w_ph, 0, 16, 0, 0, 16);
- #undef DP_HASFUNC_PH
- #define DP_128OPERATION_PH(name, is_add) \
- void helper_##name(uint32_t ac, target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- int16_t rsh, rsl, rth, rtl; \
- int32_t tempB, tempA, tempC62_31, tempC63; \
- int64_t acc, dotp, tempC; \
- \
- MIPSDSP_SPLIT32_16(rs, rsh, rsl); \
- MIPSDSP_SPLIT32_16(rt, rth, rtl); \
- \
- tempB = mipsdsp_mul_q15_q15(ac, rsh, rtl, env); \
- tempA = mipsdsp_mul_q15_q15(ac, rsl, rth, env); \
- \
- dotp = (int64_t)tempB + (int64_t)tempA; \
- acc = ((uint64_t)env->active_tc.HI[ac] << 32) | \
- ((uint64_t)env->active_tc.LO[ac] & MIPSDSP_LLO); \
- if (is_add) { \
- tempC = acc + dotp; \
- } else { \
- tempC = acc - dotp; \
- } \
- tempC63 = (tempC >> 63) & 0x01; \
- tempC62_31 = (tempC >> 31) & 0xFFFFFFFF; \
- \
- if ((tempC63 == 0) && (tempC62_31 != 0x00000000)) { \
- tempC = 0x7FFFFFFF; \
- set_DSPControl_overflow_flag(1, 16 + ac, env); \
- } \
- \
- if ((tempC63 == 1) && (tempC62_31 != 0xFFFFFFFF)) { \
- tempC = (int64_t)(int32_t)0x80000000; \
- set_DSPControl_overflow_flag(1, 16 + ac, env); \
- } \
- \
- env->active_tc.HI[ac] = (target_long)(int32_t) \
- ((tempC & MIPSDSP_LHI) >> 32); \
- env->active_tc.LO[ac] = (target_long)(int32_t) \
- (tempC & MIPSDSP_LLO); \
- }
- DP_128OPERATION_PH(dpaqx_sa_w_ph, 1);
- DP_128OPERATION_PH(dpsqx_sa_w_ph, 0);
- #undef DP_128OPERATION_HP
- #if defined(TARGET_MIPS64)
- #define DP_QH(name, is_add, use_ac_env) \
- void helper_##name(target_ulong rs, target_ulong rt, uint32_t ac, \
- CPUMIPSState *env) \
- { \
- int32_t rs3, rs2, rs1, rs0; \
- int32_t rt3, rt2, rt1, rt0; \
- int32_t tempD, tempC, tempB, tempA; \
- int64_t acc[2]; \
- int64_t temp[2]; \
- int64_t temp_sum; \
- \
- MIPSDSP_SPLIT64_16(rs, rs3, rs2, rs1, rs0); \
- MIPSDSP_SPLIT64_16(rt, rt3, rt2, rt1, rt0); \
- \
- if (use_ac_env) { \
- tempD = mipsdsp_mul_q15_q15(ac, rs3, rt3, env); \
- tempC = mipsdsp_mul_q15_q15(ac, rs2, rt2, env); \
- tempB = mipsdsp_mul_q15_q15(ac, rs1, rt1, env); \
- tempA = mipsdsp_mul_q15_q15(ac, rs0, rt0, env); \
- } else { \
- tempD = mipsdsp_mul_u16_u16(rs3, rt3); \
- tempC = mipsdsp_mul_u16_u16(rs2, rt2); \
- tempB = mipsdsp_mul_u16_u16(rs1, rt1); \
- tempA = mipsdsp_mul_u16_u16(rs0, rt0); \
- } \
- \
- temp[0] = (int64_t)tempD + (int64_t)tempC + \
- (int64_t)tempB + (int64_t)tempA; \
- \
- if (temp[0] >= 0) { \
- temp[1] = 0; \
- } else { \
- temp[1] = ~0ull; \
- } \
- \
- acc[1] = env->active_tc.HI[ac]; \
- acc[0] = env->active_tc.LO[ac]; \
- \
- if (is_add) { \
- temp_sum = acc[0] + temp[0]; \
- if (((uint64_t)temp_sum < (uint64_t)acc[0]) && \
- ((uint64_t)temp_sum < (uint64_t)temp[0])) { \
- acc[1] = acc[1] + 1; \
- } \
- temp[0] = temp_sum; \
- temp[1] = acc[1] + temp[1]; \
- } else { \
- temp_sum = acc[0] - temp[0]; \
- if ((uint64_t)temp_sum > (uint64_t)acc[0]) { \
- acc[1] = acc[1] - 1; \
- } \
- temp[0] = temp_sum; \
- temp[1] = acc[1] - temp[1]; \
- } \
- \
- env->active_tc.HI[ac] = temp[1]; \
- env->active_tc.LO[ac] = temp[0]; \
- }
- DP_QH(dpa_w_qh, 1, 0);
- DP_QH(dpaq_s_w_qh, 1, 1);
- DP_QH(dps_w_qh, 0, 0);
- DP_QH(dpsq_s_w_qh, 0, 1);
- #undef DP_QH
- #endif
- #define DP_L_W(name, is_add) \
- void helper_##name(uint32_t ac, target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- int32_t temp63; \
- int64_t dotp, acc; \
- uint64_t temp; \
- bool overflow; \
- \
- dotp = mipsdsp_mul_q31_q31(ac, rs, rt, env); \
- acc = ((uint64_t)env->active_tc.HI[ac] << 32) | \
- ((uint64_t)env->active_tc.LO[ac] & MIPSDSP_LLO); \
- if (is_add) { \
- temp = acc + dotp; \
- overflow = MIPSDSP_OVERFLOW_ADD((uint64_t)acc, (uint64_t)dotp, \
- temp, (0x01ull << 63)); \
- } else { \
- temp = acc - dotp; \
- overflow = MIPSDSP_OVERFLOW_SUB((uint64_t)acc, (uint64_t)dotp, \
- temp, (0x01ull << 63)); \
- } \
- \
- if (overflow) { \
- temp63 = (temp >> 63) & 0x01; \
- if (temp63 == 1) { \
- temp = (0x01ull << 63) - 1; \
- } else { \
- temp = 0x01ull << 63; \
- } \
- \
- set_DSPControl_overflow_flag(1, 16 + ac, env); \
- } \
- \
- env->active_tc.HI[ac] = (target_long)(int32_t) \
- ((temp & MIPSDSP_LHI) >> 32); \
- env->active_tc.LO[ac] = (target_long)(int32_t) \
- (temp & MIPSDSP_LLO); \
- }
- DP_L_W(dpaq_sa_l_w, 1);
- DP_L_W(dpsq_sa_l_w, 0);
- #undef DP_L_W
- #if defined(TARGET_MIPS64)
- #define DP_L_PW(name, func) \
- void helper_##name(target_ulong rs, target_ulong rt, uint32_t ac, \
- CPUMIPSState *env) \
- { \
- int32_t rs1, rs0; \
- int32_t rt1, rt0; \
- int64_t tempB[2], tempA[2]; \
- int64_t temp[2]; \
- int64_t acc[2]; \
- int64_t temp_sum; \
- \
- temp[0] = 0; \
- temp[1] = 0; \
- \
- MIPSDSP_SPLIT64_32(rs, rs1, rs0); \
- MIPSDSP_SPLIT64_32(rt, rt1, rt0); \
- \
- tempB[0] = mipsdsp_mul_q31_q31(ac, rs1, rt1, env); \
- tempA[0] = mipsdsp_mul_q31_q31(ac, rs0, rt0, env); \
- \
- if (tempB[0] >= 0) { \
- tempB[1] = 0x00; \
- } else { \
- tempB[1] = ~0ull; \
- } \
- \
- if (tempA[0] >= 0) { \
- tempA[1] = 0x00; \
- } else { \
- tempA[1] = ~0ull; \
- } \
- \
- temp_sum = tempB[0] + tempA[0]; \
- if (((uint64_t)temp_sum < (uint64_t)tempB[0]) && \
- ((uint64_t)temp_sum < (uint64_t)tempA[0])) { \
- temp[1] += 1; \
- } \
- temp[0] = temp_sum; \
- temp[1] += tempB[1] + tempA[1]; \
- \
- mipsdsp_##func(acc, ac, temp, env); \
- \
- env->active_tc.HI[ac] = acc[1]; \
- env->active_tc.LO[ac] = acc[0]; \
- }
- DP_L_PW(dpaq_sa_l_pw, sat64_acc_add_q63);
- DP_L_PW(dpsq_sa_l_pw, sat64_acc_sub_q63);
- #undef DP_L_PW
- void helper_mulsaq_s_l_pw(target_ulong rs, target_ulong rt, uint32_t ac,
- CPUMIPSState *env)
- {
- int32_t rs1, rs0;
- int32_t rt1, rt0;
- int64_t tempB[2], tempA[2];
- int64_t temp[2];
- int64_t acc[2];
- int64_t temp_sum;
- rs1 = (rs >> 32) & MIPSDSP_LLO;
- rs0 = rs & MIPSDSP_LLO;
- rt1 = (rt >> 32) & MIPSDSP_LLO;
- rt0 = rt & MIPSDSP_LLO;
- tempB[0] = mipsdsp_mul_q31_q31(ac, rs1, rt1, env);
- tempA[0] = mipsdsp_mul_q31_q31(ac, rs0, rt0, env);
- if (tempB[0] >= 0) {
- tempB[1] = 0x00;
- } else {
- tempB[1] = ~0ull;
- }
- if (tempA[0] >= 0) {
- tempA[1] = 0x00;
- } else {
- tempA[1] = ~0ull;
- }
- acc[0] = env->active_tc.LO[ac];
- acc[1] = env->active_tc.HI[ac];
- temp_sum = tempB[0] - tempA[0];
- if ((uint64_t)temp_sum > (uint64_t)tempB[0]) {
- tempB[1] -= 1;
- }
- temp[0] = temp_sum;
- temp[1] = tempB[1] - tempA[1];
- if ((temp[1] & 0x01) == 0) {
- temp[1] = 0x00;
- } else {
- temp[1] = ~0ull;
- }
- temp_sum = acc[0] + temp[0];
- if (((uint64_t)temp_sum < (uint64_t)acc[0]) &&
- ((uint64_t)temp_sum < (uint64_t)temp[0])) {
- acc[1] += 1;
- }
- acc[0] = temp_sum;
- acc[1] += temp[1];
- env->active_tc.HI[ac] = acc[1];
- env->active_tc.LO[ac] = acc[0];
- }
- #endif
- #define MAQ_S_W(name, mov) \
- void helper_##name(uint32_t ac, target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- int16_t rsh, rth; \
- int32_t tempA; \
- int64_t tempL, acc; \
- \
- rsh = (rs >> mov) & MIPSDSP_LO; \
- rth = (rt >> mov) & MIPSDSP_LO; \
- tempA = mipsdsp_mul_q15_q15(ac, rsh, rth, env); \
- acc = ((uint64_t)env->active_tc.HI[ac] << 32) | \
- ((uint64_t)env->active_tc.LO[ac] & MIPSDSP_LLO); \
- tempL = (int64_t)tempA + acc; \
- env->active_tc.HI[ac] = (target_long)(int32_t) \
- ((tempL & MIPSDSP_LHI) >> 32); \
- env->active_tc.LO[ac] = (target_long)(int32_t) \
- (tempL & MIPSDSP_LLO); \
- }
- MAQ_S_W(maq_s_w_phl, 16);
- MAQ_S_W(maq_s_w_phr, 0);
- #undef MAQ_S_W
- #define MAQ_SA_W(name, mov) \
- void helper_##name(uint32_t ac, target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- int16_t rsh, rth; \
- int32_t tempA; \
- \
- rsh = (rs >> mov) & MIPSDSP_LO; \
- rth = (rt >> mov) & MIPSDSP_LO; \
- tempA = mipsdsp_mul_q15_q15(ac, rsh, rth, env); \
- tempA = mipsdsp_sat32_acc_q31(ac, tempA, env); \
- \
- env->active_tc.HI[ac] = (target_long)(int32_t)(((int64_t)tempA & \
- MIPSDSP_LHI) >> 32); \
- env->active_tc.LO[ac] = (target_long)(int32_t)((int64_t)tempA & \
- MIPSDSP_LLO); \
- }
- MAQ_SA_W(maq_sa_w_phl, 16);
- MAQ_SA_W(maq_sa_w_phr, 0);
- #undef MAQ_SA_W
- #define MULQ_W(name, addvar) \
- target_ulong helper_##name(target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- int32_t rs_t, rt_t; \
- int32_t tempI; \
- int64_t tempL; \
- \
- rs_t = rs & MIPSDSP_LLO; \
- rt_t = rt & MIPSDSP_LLO; \
- \
- if ((rs_t == 0x80000000) && (rt_t == 0x80000000)) { \
- tempL = 0x7FFFFFFF00000000ull; \
- set_DSPControl_overflow_flag(1, 21, env); \
- } else { \
- tempL = ((int64_t)rs_t * (int64_t)rt_t) << 1; \
- tempL += addvar; \
- } \
- tempI = (tempL & MIPSDSP_LHI) >> 32; \
- \
- return (target_long)(int32_t)tempI; \
- }
- MULQ_W(mulq_s_w, 0);
- MULQ_W(mulq_rs_w, 0x80000000ull);
- #undef MULQ_W
- #if defined(TARGET_MIPS64)
- #define MAQ_S_W_QH(name, mov) \
- void helper_##name(target_ulong rs, target_ulong rt, uint32_t ac, \
- CPUMIPSState *env) \
- { \
- int16_t rs_t, rt_t; \
- int32_t temp_mul; \
- int64_t temp[2]; \
- int64_t acc[2]; \
- int64_t temp_sum; \
- \
- temp[0] = 0; \
- temp[1] = 0; \
- \
- rs_t = (rs >> mov) & MIPSDSP_LO; \
- rt_t = (rt >> mov) & MIPSDSP_LO; \
- temp_mul = mipsdsp_mul_q15_q15(ac, rs_t, rt_t, env); \
- \
- temp[0] = (int64_t)temp_mul; \
- if (temp[0] >= 0) { \
- temp[1] = 0x00; \
- } else { \
- temp[1] = ~0ull; \
- } \
- \
- acc[0] = env->active_tc.LO[ac]; \
- acc[1] = env->active_tc.HI[ac]; \
- \
- temp_sum = acc[0] + temp[0]; \
- if (((uint64_t)temp_sum < (uint64_t)acc[0]) && \
- ((uint64_t)temp_sum < (uint64_t)temp[0])) { \
- acc[1] += 1; \
- } \
- acc[0] = temp_sum; \
- acc[1] += temp[1]; \
- \
- env->active_tc.HI[ac] = acc[1]; \
- env->active_tc.LO[ac] = acc[0]; \
- }
- MAQ_S_W_QH(maq_s_w_qhll, 48);
- MAQ_S_W_QH(maq_s_w_qhlr, 32);
- MAQ_S_W_QH(maq_s_w_qhrl, 16);
- MAQ_S_W_QH(maq_s_w_qhrr, 0);
- #undef MAQ_S_W_QH
- #define MAQ_SA_W(name, mov) \
- void helper_##name(target_ulong rs, target_ulong rt, uint32_t ac, \
- CPUMIPSState *env) \
- { \
- int16_t rs_t, rt_t; \
- int32_t temp; \
- int64_t acc[2]; \
- \
- rs_t = (rs >> mov) & MIPSDSP_LO; \
- rt_t = (rt >> mov) & MIPSDSP_LO; \
- temp = mipsdsp_mul_q15_q15(ac, rs_t, rt_t, env); \
- temp = mipsdsp_sat32_acc_q31(ac, temp, env); \
- \
- acc[0] = (int64_t)(int32_t)temp; \
- if (acc[0] >= 0) { \
- acc[1] = 0x00; \
- } else { \
- acc[1] = ~0ull; \
- } \
- \
- env->active_tc.HI[ac] = acc[1]; \
- env->active_tc.LO[ac] = acc[0]; \
- }
- MAQ_SA_W(maq_sa_w_qhll, 48);
- MAQ_SA_W(maq_sa_w_qhlr, 32);
- MAQ_SA_W(maq_sa_w_qhrl, 16);
- MAQ_SA_W(maq_sa_w_qhrr, 0);
- #undef MAQ_SA_W
- #define MAQ_S_L_PW(name, mov) \
- void helper_##name(target_ulong rs, target_ulong rt, uint32_t ac, \
- CPUMIPSState *env) \
- { \
- int32_t rs_t, rt_t; \
- int64_t temp[2]; \
- int64_t acc[2]; \
- int64_t temp_sum; \
- \
- temp[0] = 0; \
- temp[1] = 0; \
- \
- rs_t = (rs >> mov) & MIPSDSP_LLO; \
- rt_t = (rt >> mov) & MIPSDSP_LLO; \
- \
- temp[0] = mipsdsp_mul_q31_q31(ac, rs_t, rt_t, env); \
- if (temp[0] >= 0) { \
- temp[1] = 0x00; \
- } else { \
- temp[1] = ~0ull; \
- } \
- \
- acc[0] = env->active_tc.LO[ac]; \
- acc[1] = env->active_tc.HI[ac]; \
- \
- temp_sum = acc[0] + temp[0]; \
- if (((uint64_t)temp_sum < (uint64_t)acc[0]) && \
- ((uint64_t)temp_sum < (uint64_t)temp[0])) { \
- acc[1] += 1; \
- } \
- acc[0] = temp_sum; \
- acc[1] += temp[1]; \
- \
- env->active_tc.HI[ac] = acc[1]; \
- env->active_tc.LO[ac] = acc[0]; \
- }
- MAQ_S_L_PW(maq_s_l_pwl, 32);
- MAQ_S_L_PW(maq_s_l_pwr, 0);
- #undef MAQ_S_L_PW
- #define DM_OPERATE(name, func, is_add, sigext) \
- void helper_##name(target_ulong rs, target_ulong rt, uint32_t ac, \
- CPUMIPSState *env) \
- { \
- int32_t rs1, rs0; \
- int32_t rt1, rt0; \
- int64_t tempBL[2], tempAL[2]; \
- int64_t acc[2]; \
- int64_t temp[2]; \
- int64_t temp_sum; \
- \
- temp[0] = 0x00; \
- temp[1] = 0x00; \
- \
- MIPSDSP_SPLIT64_32(rs, rs1, rs0); \
- MIPSDSP_SPLIT64_32(rt, rt1, rt0); \
- \
- if (sigext) { \
- tempBL[0] = (int64_t)mipsdsp_##func(rs1, rt1); \
- tempAL[0] = (int64_t)mipsdsp_##func(rs0, rt0); \
- \
- if (tempBL[0] >= 0) { \
- tempBL[1] = 0x0; \
- } else { \
- tempBL[1] = ~0ull; \
- } \
- \
- if (tempAL[0] >= 0) { \
- tempAL[1] = 0x0; \
- } else { \
- tempAL[1] = ~0ull; \
- } \
- } else { \
- tempBL[0] = mipsdsp_##func(rs1, rt1); \
- tempAL[0] = mipsdsp_##func(rs0, rt0); \
- tempBL[1] = 0; \
- tempAL[1] = 0; \
- } \
- \
- acc[1] = env->active_tc.HI[ac]; \
- acc[0] = env->active_tc.LO[ac]; \
- \
- temp_sum = tempBL[0] + tempAL[0]; \
- if (((uint64_t)temp_sum < (uint64_t)tempBL[0]) && \
- ((uint64_t)temp_sum < (uint64_t)tempAL[0])) { \
- temp[1] += 1; \
- } \
- temp[0] = temp_sum; \
- temp[1] += tempBL[1] + tempAL[1]; \
- \
- if (is_add) { \
- temp_sum = acc[0] + temp[0]; \
- if (((uint64_t)temp_sum < (uint64_t)acc[0]) && \
- ((uint64_t)temp_sum < (uint64_t)temp[0])) { \
- acc[1] += 1; \
- } \
- temp[0] = temp_sum; \
- temp[1] = acc[1] + temp[1]; \
- } else { \
- temp_sum = acc[0] - temp[0]; \
- if ((uint64_t)temp_sum > (uint64_t)acc[0]) { \
- acc[1] -= 1; \
- } \
- temp[0] = temp_sum; \
- temp[1] = acc[1] - temp[1]; \
- } \
- \
- env->active_tc.HI[ac] = temp[1]; \
- env->active_tc.LO[ac] = temp[0]; \
- }
- DM_OPERATE(dmadd, mul_i32_i32, 1, 1);
- DM_OPERATE(dmaddu, mul_u32_u32, 1, 0);
- DM_OPERATE(dmsub, mul_i32_i32, 0, 1);
- DM_OPERATE(dmsubu, mul_u32_u32, 0, 0);
- #undef DM_OPERATE
- #endif
- /** DSP Bit/Manipulation Sub-class insns **/
- target_ulong helper_bitrev(target_ulong rt)
- {
- int32_t temp;
- uint32_t rd;
- int i;
- temp = rt & MIPSDSP_LO;
- rd = 0;
- for (i = 0; i < 16; i++) {
- rd = (rd << 1) | (temp & 1);
- temp = temp >> 1;
- }
- return (target_ulong)rd;
- }
- #define BIT_INSV(name, posfilter, sizefilter, ret_type) \
- target_ulong helper_##name(CPUMIPSState *env, target_ulong rs, \
- target_ulong rt) \
- { \
- uint32_t pos, size, msb, lsb; \
- target_ulong filter; \
- target_ulong temp, temprs, temprt; \
- target_ulong dspc; \
- \
- dspc = env->active_tc.DSPControl; \
- \
- pos = dspc & posfilter; \
- size = (dspc >> 7) & sizefilter; \
- \
- msb = pos + size - 1; \
- lsb = pos; \
- \
- if (lsb > msb || (msb > TARGET_LONG_BITS)) { \
- return rt; \
- } \
- \
- filter = ((int32_t)0x01 << size) - 1; \
- filter = filter << pos; \
- temprs = (rs << pos) & filter; \
- temprt = rt & ~filter; \
- temp = temprs | temprt; \
- \
- return (target_long)(ret_type)temp; \
- }
- BIT_INSV(insv, 0x1F, 0x1F, int32_t);
- #ifdef TARGET_MIPS64
- BIT_INSV(dinsv, 0x7F, 0x3F, target_long);
- #endif
- #undef BIT_INSV
- /** DSP Compare-Pick Sub-class insns **/
- #define CMP_HAS_RET(name, func, split_num, filter, bit_size) \
- target_ulong helper_##name(target_ulong rs, target_ulong rt) \
- { \
- uint32_t rs_t, rt_t; \
- uint8_t cc; \
- uint32_t temp = 0; \
- int i; \
- \
- for (i = 0; i < split_num; i++) { \
- rs_t = (rs >> (bit_size * i)) & filter; \
- rt_t = (rt >> (bit_size * i)) & filter; \
- cc = mipsdsp_##func(rs_t, rt_t); \
- temp |= cc << i; \
- } \
- \
- return (target_ulong)temp; \
- }
- CMP_HAS_RET(cmpgu_eq_qb, cmpu_eq, 4, MIPSDSP_Q0, 8);
- CMP_HAS_RET(cmpgu_lt_qb, cmpu_lt, 4, MIPSDSP_Q0, 8);
- CMP_HAS_RET(cmpgu_le_qb, cmpu_le, 4, MIPSDSP_Q0, 8);
- #ifdef TARGET_MIPS64
- CMP_HAS_RET(cmpgu_eq_ob, cmpu_eq, 8, MIPSDSP_Q0, 8);
- CMP_HAS_RET(cmpgu_lt_ob, cmpu_lt, 8, MIPSDSP_Q0, 8);
- CMP_HAS_RET(cmpgu_le_ob, cmpu_le, 8, MIPSDSP_Q0, 8);
- #endif
- #undef CMP_HAS_RET
- #define CMP_NO_RET(name, func, split_num, filter, bit_size) \
- void helper_##name(target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- int##bit_size##_t rs_t, rt_t; \
- int##bit_size##_t flag = 0; \
- int##bit_size##_t cc; \
- int i; \
- \
- for (i = 0; i < split_num; i++) { \
- rs_t = (rs >> (bit_size * i)) & filter; \
- rt_t = (rt >> (bit_size * i)) & filter; \
- \
- cc = mipsdsp_##func((int32_t)rs_t, (int32_t)rt_t); \
- flag |= cc << i; \
- } \
- \
- set_DSPControl_24(flag, split_num, env); \
- }
- CMP_NO_RET(cmpu_eq_qb, cmpu_eq, 4, MIPSDSP_Q0, 8);
- CMP_NO_RET(cmpu_lt_qb, cmpu_lt, 4, MIPSDSP_Q0, 8);
- CMP_NO_RET(cmpu_le_qb, cmpu_le, 4, MIPSDSP_Q0, 8);
- CMP_NO_RET(cmp_eq_ph, cmp_eq, 2, MIPSDSP_LO, 16);
- CMP_NO_RET(cmp_lt_ph, cmp_lt, 2, MIPSDSP_LO, 16);
- CMP_NO_RET(cmp_le_ph, cmp_le, 2, MIPSDSP_LO, 16);
- #ifdef TARGET_MIPS64
- CMP_NO_RET(cmpu_eq_ob, cmpu_eq, 8, MIPSDSP_Q0, 8);
- CMP_NO_RET(cmpu_lt_ob, cmpu_lt, 8, MIPSDSP_Q0, 8);
- CMP_NO_RET(cmpu_le_ob, cmpu_le, 8, MIPSDSP_Q0, 8);
- CMP_NO_RET(cmp_eq_qh, cmp_eq, 4, MIPSDSP_LO, 16);
- CMP_NO_RET(cmp_lt_qh, cmp_lt, 4, MIPSDSP_LO, 16);
- CMP_NO_RET(cmp_le_qh, cmp_le, 4, MIPSDSP_LO, 16);
- CMP_NO_RET(cmp_eq_pw, cmp_eq, 2, MIPSDSP_LLO, 32);
- CMP_NO_RET(cmp_lt_pw, cmp_lt, 2, MIPSDSP_LLO, 32);
- CMP_NO_RET(cmp_le_pw, cmp_le, 2, MIPSDSP_LLO, 32);
- #endif
- #undef CMP_NO_RET
- #if defined(TARGET_MIPS64)
- #define CMPGDU_OB(name) \
- target_ulong helper_cmpgdu_##name##_ob(target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- int i; \
- uint8_t rs_t, rt_t; \
- uint32_t cond; \
- \
- cond = 0; \
- \
- for (i = 0; i < 8; i++) { \
- rs_t = (rs >> (8 * i)) & MIPSDSP_Q0; \
- rt_t = (rt >> (8 * i)) & MIPSDSP_Q0; \
- \
- if (mipsdsp_cmpu_##name(rs_t, rt_t)) { \
- cond |= 0x01 << i; \
- } \
- } \
- \
- set_DSPControl_24(cond, 8, env); \
- \
- return (uint64_t)cond; \
- }
- CMPGDU_OB(eq)
- CMPGDU_OB(lt)
- CMPGDU_OB(le)
- #undef CMPGDU_OB
- #endif
- #define PICK_INSN(name, split_num, filter, bit_size, ret32bit) \
- target_ulong helper_##name(target_ulong rs, target_ulong rt, \
- CPUMIPSState *env) \
- { \
- uint32_t rs_t, rt_t; \
- uint32_t cc; \
- target_ulong dsp; \
- int i; \
- target_ulong result = 0; \
- \
- dsp = env->active_tc.DSPControl; \
- for (i = 0; i < split_num; i++) { \
- rs_t = (rs >> (bit_size * i)) & filter; \
- rt_t = (rt >> (bit_size * i)) & filter; \
- cc = (dsp >> (24 + i)) & 0x01; \
- cc = cc == 1 ? rs_t : rt_t; \
- \
- result |= (target_ulong)cc << (bit_size * i); \
- } \
- \
- if (ret32bit) { \
- result = (target_long)(int32_t)(result & MIPSDSP_LLO); \
- } \
- \
- return result; \
- }
- PICK_INSN(pick_qb, 4, MIPSDSP_Q0, 8, 1);
- PICK_INSN(pick_ph, 2, MIPSDSP_LO, 16, 1);
- #ifdef TARGET_MIPS64
- PICK_INSN(pick_ob, 8, MIPSDSP_Q0, 8, 0);
- PICK_INSN(pick_qh, 4, MIPSDSP_LO, 16, 0);
- PICK_INSN(pick_pw, 2, MIPSDSP_LLO, 32, 0);
- #endif
- #undef PICK_INSN
- target_ulong helper_packrl_ph(target_ulong rs, target_ulong rt)
- {
- uint32_t rsl, rth;
- rsl = rs & MIPSDSP_LO;
- rth = (rt & MIPSDSP_HI) >> 16;
- return (target_long)(int32_t)((rsl << 16) | rth);
- }
- #if defined(TARGET_MIPS64)
- target_ulong helper_packrl_pw(target_ulong rs, target_ulong rt)
- {
- uint32_t rs0, rt1;
- rs0 = rs & MIPSDSP_LLO;
- rt1 = (rt >> 32) & MIPSDSP_LLO;
- return ((uint64_t)rs0 << 32) | (uint64_t)rt1;
- }
- #endif
- /** DSP Accumulator and DSPControl Access Sub-class insns **/
- target_ulong helper_extr_w(target_ulong ac, target_ulong shift,
- CPUMIPSState *env)
- {
- int32_t tempI;
- int64_t tempDL[2];
- shift = shift & 0x1F;
- mipsdsp_rndrashift_short_acc(tempDL, ac, shift, env);
- if ((tempDL[1] != 0 || (tempDL[0] & MIPSDSP_LHI) != 0) &&
- (tempDL[1] != 1 || (tempDL[0] & MIPSDSP_LHI) != MIPSDSP_LHI)) {
- set_DSPControl_overflow_flag(1, 23, env);
- }
- tempI = (tempDL[0] >> 1) & MIPSDSP_LLO;
- tempDL[0] += 1;
- if (tempDL[0] == 0) {
- tempDL[1] += 1;
- }
- if (((tempDL[1] & 0x01) != 0 || (tempDL[0] & MIPSDSP_LHI) != 0) &&
- ((tempDL[1] & 0x01) != 1 || (tempDL[0] & MIPSDSP_LHI) != MIPSDSP_LHI)) {
- set_DSPControl_overflow_flag(1, 23, env);
- }
- return (target_long)tempI;
- }
- target_ulong helper_extr_r_w(target_ulong ac, target_ulong shift,
- CPUMIPSState *env)
- {
- int64_t tempDL[2];
- shift = shift & 0x1F;
- mipsdsp_rndrashift_short_acc(tempDL, ac, shift, env);
- if ((tempDL[1] != 0 || (tempDL[0] & MIPSDSP_LHI) != 0) &&
- (tempDL[1] != 1 || (tempDL[0] & MIPSDSP_LHI) != MIPSDSP_LHI)) {
- set_DSPControl_overflow_flag(1, 23, env);
- }
- tempDL[0] += 1;
- if (tempDL[0] == 0) {
- tempDL[1] += 1;
- }
- if (((tempDL[1] & 0x01) != 0 || (tempDL[0] & MIPSDSP_LHI) != 0) &&
- ((tempDL[1] & 0x01) != 1 || (tempDL[0] & MIPSDSP_LHI) != MIPSDSP_LHI)) {
- set_DSPControl_overflow_flag(1, 23, env);
- }
- return (target_long)(int32_t)(tempDL[0] >> 1);
- }
- target_ulong helper_extr_rs_w(target_ulong ac, target_ulong shift,
- CPUMIPSState *env)
- {
- int32_t tempI, temp64;
- int64_t tempDL[2];
- shift = shift & 0x1F;
- mipsdsp_rndrashift_short_acc(tempDL, ac, shift, env);
- if ((tempDL[1] != 0 || (tempDL[0] & MIPSDSP_LHI) != 0) &&
- (tempDL[1] != 1 || (tempDL[0] & MIPSDSP_LHI) != MIPSDSP_LHI)) {
- set_DSPControl_overflow_flag(1, 23, env);
- }
- tempDL[0] += 1;
- if (tempDL[0] == 0) {
- tempDL[1] += 1;
- }
- tempI = tempDL[0] >> 1;
- if (((tempDL[1] & 0x01) != 0 || (tempDL[0] & MIPSDSP_LHI) != 0) &&
- ((tempDL[1] & 0x01) != 1 || (tempDL[0] & MIPSDSP_LHI) != MIPSDSP_LHI)) {
- temp64 = tempDL[1] & 0x01;
- if (temp64 == 0) {
- tempI = 0x7FFFFFFF;
- } else {
- tempI = 0x80000000;
- }
- set_DSPControl_overflow_flag(1, 23, env);
- }
- return (target_long)tempI;
- }
- #if defined(TARGET_MIPS64)
- target_ulong helper_dextr_w(target_ulong ac, target_ulong shift,
- CPUMIPSState *env)
- {
- uint64_t temp[3];
- shift = shift & 0x3F;
- mipsdsp_rndrashift_acc(temp, ac, shift, env);
- return (int64_t)(int32_t)(temp[0] >> 1);
- }
- target_ulong helper_dextr_r_w(target_ulong ac, target_ulong shift,
- CPUMIPSState *env)
- {
- uint64_t temp[3];
- uint32_t temp128;
- shift = shift & 0x3F;
- mipsdsp_rndrashift_acc(temp, ac, shift, env);
- temp[0] += 1;
- if (temp[0] == 0) {
- temp[1] += 1;
- if (temp[1] == 0) {
- temp[2] += 1;
- }
- }
- temp128 = temp[2] & 0x01;
- if ((temp128 != 0 || temp[1] != 0) &&
- (temp128 != 1 || temp[1] != ~0ull)) {
- set_DSPControl_overflow_flag(1, 23, env);
- }
- return (int64_t)(int32_t)(temp[0] >> 1);
- }
- target_ulong helper_dextr_rs_w(target_ulong ac, target_ulong shift,
- CPUMIPSState *env)
- {
- uint64_t temp[3];
- uint32_t temp128;
- shift = shift & 0x3F;
- mipsdsp_rndrashift_acc(temp, ac, shift, env);
- temp[0] += 1;
- if (temp[0] == 0) {
- temp[1] += 1;
- if (temp[1] == 0) {
- temp[2] += 1;
- }
- }
- temp128 = temp[2] & 0x01;
- if ((temp128 != 0 || temp[1] != 0) &&
- (temp128 != 1 || temp[1] != ~0ull)) {
- if (temp128 == 0) {
- temp[0] = 0x0FFFFFFFF;
- } else {
- temp[0] = 0x0100000000ULL;
- }
- set_DSPControl_overflow_flag(1, 23, env);
- }
- return (int64_t)(int32_t)(temp[0] >> 1);
- }
- target_ulong helper_dextr_l(target_ulong ac, target_ulong shift,
- CPUMIPSState *env)
- {
- uint64_t temp[3];
- target_ulong result;
- shift = shift & 0x3F;
- mipsdsp_rndrashift_acc(temp, ac, shift, env);
- result = (temp[1] << 63) | (temp[0] >> 1);
- return result;
- }
- target_ulong helper_dextr_r_l(target_ulong ac, target_ulong shift,
- CPUMIPSState *env)
- {
- uint64_t temp[3];
- uint32_t temp128;
- target_ulong result;
- shift = shift & 0x3F;
- mipsdsp_rndrashift_acc(temp, ac, shift, env);
- temp[0] += 1;
- if (temp[0] == 0) {
- temp[1] += 1;
- if (temp[1] == 0) {
- temp[2] += 1;
- }
- }
- temp128 = temp[2] & 0x01;
- if ((temp128 != 0 || temp[1] != 0) &&
- (temp128 != 1 || temp[1] != ~0ull)) {
- set_DSPControl_overflow_flag(1, 23, env);
- }
- result = (temp[1] << 63) | (temp[0] >> 1);
- return result;
- }
- target_ulong helper_dextr_rs_l(target_ulong ac, target_ulong shift,
- CPUMIPSState *env)
- {
- uint64_t temp[3];
- uint32_t temp128;
- target_ulong result;
- shift = shift & 0x3F;
- mipsdsp_rndrashift_acc(temp, ac, shift, env);
- temp[0] += 1;
- if (temp[0] == 0) {
- temp[1] += 1;
- if (temp[1] == 0) {
- temp[2] += 1;
- }
- }
- temp128 = temp[2] & 0x01;
- if ((temp128 != 0 || temp[1] != 0) &&
- (temp128 != 1 || temp[1] != ~0ull)) {
- if (temp128 == 0) {
- temp[1] &= ~0x00ull - 1;
- temp[0] |= ~0x00ull - 1;
- } else {
- temp[1] |= 0x01;
- temp[0] &= 0x01;
- }
- set_DSPControl_overflow_flag(1, 23, env);
- }
- result = (temp[1] << 63) | (temp[0] >> 1);
- return result;
- }
- #endif
- target_ulong helper_extr_s_h(target_ulong ac, target_ulong shift,
- CPUMIPSState *env)
- {
- int64_t temp, acc;
- shift = shift & 0x1F;
- acc = ((int64_t)env->active_tc.HI[ac] << 32) |
- ((int64_t)env->active_tc.LO[ac] & 0xFFFFFFFF);
- temp = acc >> shift;
- if (temp > (int64_t)0x7FFF) {
- temp = 0x00007FFF;
- set_DSPControl_overflow_flag(1, 23, env);
- } else if (temp < (int64_t)0xFFFFFFFFFFFF8000ULL) {
- temp = 0xFFFF8000;
- set_DSPControl_overflow_flag(1, 23, env);
- }
- return (target_long)(int32_t)(temp & 0xFFFFFFFF);
- }
- #if defined(TARGET_MIPS64)
- target_ulong helper_dextr_s_h(target_ulong ac, target_ulong shift,
- CPUMIPSState *env)
- {
- int64_t temp[2];
- uint32_t temp127;
- shift = shift & 0x1F;
- mipsdsp_rashift_acc((uint64_t *)temp, ac, shift, env);
- temp127 = (temp[1] >> 63) & 0x01;
- if ((temp127 == 0) && (temp[1] > 0 || temp[0] > 32767)) {
- temp[0] &= 0xFFFF0000;
- temp[0] |= 0x00007FFF;
- set_DSPControl_overflow_flag(1, 23, env);
- } else if ((temp127 == 1) &&
- (temp[1] < 0xFFFFFFFFFFFFFFFFll
- || temp[0] < 0xFFFFFFFFFFFF1000ll)) {
- temp[0] &= 0xFFFF0000;
- temp[0] |= 0x00008000;
- set_DSPControl_overflow_flag(1, 23, env);
- }
- return (int64_t)(int16_t)(temp[0] & MIPSDSP_LO);
- }
- #endif
- target_ulong helper_extp(target_ulong ac, target_ulong size, CPUMIPSState *env)
- {
- int32_t start_pos;
- int sub;
- uint32_t temp;
- uint64_t acc;
- size = size & 0x1F;
- temp = 0;
- start_pos = get_DSPControl_pos(env);
- sub = start_pos - (size + 1);
- if (sub >= -1) {
- acc = ((uint64_t)env->active_tc.HI[ac] << 32) |
- ((uint64_t)env->active_tc.LO[ac] & MIPSDSP_LLO);
- temp = (acc >> (start_pos - size)) &
- (((uint32_t)0x01 << (size + 1)) - 1);
- set_DSPControl_efi(0, env);
- } else {
- set_DSPControl_efi(1, env);
- }
- return (target_ulong)temp;
- }
- target_ulong helper_extpdp(target_ulong ac, target_ulong size,
- CPUMIPSState *env)
- {
- int32_t start_pos;
- int sub;
- uint32_t temp;
- uint64_t acc;
- size = size & 0x1F;
- temp = 0;
- start_pos = get_DSPControl_pos(env);
- sub = start_pos - (size + 1);
- if (sub >= -1) {
- acc = ((uint64_t)env->active_tc.HI[ac] << 32) |
- ((uint64_t)env->active_tc.LO[ac] & MIPSDSP_LLO);
- temp = (acc >> (start_pos - size)) &
- (((uint32_t)0x01 << (size + 1)) - 1);
- set_DSPControl_pos(start_pos - (size + 1), env);
- set_DSPControl_efi(0, env);
- } else {
- set_DSPControl_efi(1, env);
- }
- return (target_ulong)temp;
- }
- #if defined(TARGET_MIPS64)
- target_ulong helper_dextp(target_ulong ac, target_ulong size, CPUMIPSState *env)
- {
- int start_pos;
- int len;
- int sub;
- uint64_t tempB, tempA;
- uint64_t temp;
- temp = 0;
- size = size & 0x3F;
- start_pos = get_DSPControl_pos(env);
- len = start_pos - size;
- tempB = env->active_tc.HI[ac];
- tempA = env->active_tc.LO[ac];
- sub = start_pos - (size + 1);
- if (sub >= -1) {
- temp = (tempB << (64 - len)) | (tempA >> len);
- temp = temp & ((0x01 << (size + 1)) - 1);
- set_DSPControl_efi(0, env);
- } else {
- set_DSPControl_efi(1, env);
- }
- return temp;
- }
- target_ulong helper_dextpdp(target_ulong ac, target_ulong size,
- CPUMIPSState *env)
- {
- int start_pos;
- int len;
- int sub;
- uint64_t tempB, tempA;
- uint64_t temp;
- temp = 0;
- size = size & 0x3F;
- start_pos = get_DSPControl_pos(env);
- len = start_pos - size;
- tempB = env->active_tc.HI[ac];
- tempA = env->active_tc.LO[ac];
- sub = start_pos - (size + 1);
- if (sub >= -1) {
- temp = (tempB << (64 - len)) | (tempA >> len);
- temp = temp & ((0x01 << (size + 1)) - 1);
- set_DSPControl_pos(sub, env);
- set_DSPControl_efi(0, env);
- } else {
- set_DSPControl_efi(1, env);
- }
- return temp;
- }
- #endif
- void helper_shilo(target_ulong ac, target_ulong rs, CPUMIPSState *env)
- {
- int8_t rs5_0;
- uint64_t temp, acc;
- rs5_0 = rs & 0x3F;
- rs5_0 = (int8_t)(rs5_0 << 2) >> 2;
- if (unlikely(rs5_0 == 0)) {
- return;
- }
- acc = (((uint64_t)env->active_tc.HI[ac] << 32) & MIPSDSP_LHI) |
- ((uint64_t)env->active_tc.LO[ac] & MIPSDSP_LLO);
- if (rs5_0 > 0) {
- temp = acc >> rs5_0;
- } else {
- temp = acc << -rs5_0;
- }
- env->active_tc.HI[ac] = (target_ulong)(int32_t)((temp & MIPSDSP_LHI) >> 32);
- env->active_tc.LO[ac] = (target_ulong)(int32_t)(temp & MIPSDSP_LLO);
- }
- #if defined(TARGET_MIPS64)
- void helper_dshilo(target_ulong shift, target_ulong ac, CPUMIPSState *env)
- {
- int8_t shift_t;
- uint64_t tempB, tempA;
- shift_t = (int8_t)(shift << 1) >> 1;
- tempB = env->active_tc.HI[ac];
- tempA = env->active_tc.LO[ac];
- if (shift_t != 0) {
- if (shift_t >= 0) {
- tempA = (tempB << (64 - shift_t)) | (tempA >> shift_t);
- tempB = tempB >> shift_t;
- } else {
- shift_t = -shift_t;
- tempB = (tempB << shift_t) | (tempA >> (64 - shift_t));
- tempA = tempA << shift_t;
- }
- }
- env->active_tc.HI[ac] = tempB;
- env->active_tc.LO[ac] = tempA;
- }
- #endif
- void helper_mthlip(target_ulong ac, target_ulong rs, CPUMIPSState *env)
- {
- int32_t tempA, tempB, pos;
- tempA = rs;
- tempB = env->active_tc.LO[ac];
- env->active_tc.HI[ac] = (target_long)tempB;
- env->active_tc.LO[ac] = (target_long)tempA;
- pos = get_DSPControl_pos(env);
- if (pos > 32) {
- return;
- } else {
- set_DSPControl_pos(pos + 32, env);
- }
- }
- #if defined(TARGET_MIPS64)
- void helper_dmthlip(target_ulong rs, target_ulong ac, CPUMIPSState *env)
- {
- uint8_t ac_t;
- uint8_t pos;
- uint64_t tempB, tempA;
- ac_t = ac & 0x3;
- tempA = rs;
- tempB = env->active_tc.LO[ac_t];
- env->active_tc.HI[ac_t] = tempB;
- env->active_tc.LO[ac_t] = tempA;
- pos = get_DSPControl_pos(env);
- if (pos <= 64) {
- pos = pos + 64;
- set_DSPControl_pos(pos, env);
- }
- }
- #endif
- void helper_wrdsp(target_ulong rs, target_ulong mask_num, CPUMIPSState *env)
- {
- uint8_t mask[6];
- uint8_t i;
- uint32_t newbits, overwrite;
- target_ulong dsp;
- newbits = 0x00;
- overwrite = 0xFFFFFFFF;
- dsp = env->active_tc.DSPControl;
- for (i = 0; i < 6; i++) {
- mask[i] = (mask_num >> i) & 0x01;
- }
- if (mask[0] == 1) {
- #if defined(TARGET_MIPS64)
- overwrite &= 0xFFFFFF80;
- newbits &= 0xFFFFFF80;
- newbits |= 0x0000007F & rs;
- #else
- overwrite &= 0xFFFFFFC0;
- newbits &= 0xFFFFFFC0;
- newbits |= 0x0000003F & rs;
- #endif
- }
- if (mask[1] == 1) {
- overwrite &= 0xFFFFE07F;
- newbits &= 0xFFFFE07F;
- newbits |= 0x00001F80 & rs;
- }
- if (mask[2] == 1) {
- overwrite &= 0xFFFFDFFF;
- newbits &= 0xFFFFDFFF;
- newbits |= 0x00002000 & rs;
- }
- if (mask[3] == 1) {
- overwrite &= 0xFF00FFFF;
- newbits &= 0xFF00FFFF;
- newbits |= 0x00FF0000 & rs;
- }
- if (mask[4] == 1) {
- overwrite &= 0x00FFFFFF;
- newbits &= 0x00FFFFFF;
- #if defined(TARGET_MIPS64)
- newbits |= 0xFF000000 & rs;
- #else
- newbits |= 0x0F000000 & rs;
- #endif
- }
- if (mask[5] == 1) {
- overwrite &= 0xFFFFBFFF;
- newbits &= 0xFFFFBFFF;
- newbits |= 0x00004000 & rs;
- }
- dsp = dsp & overwrite;
- dsp = dsp | newbits;
- env->active_tc.DSPControl = dsp;
- }
- target_ulong helper_rddsp(target_ulong masknum, CPUMIPSState *env)
- {
- uint8_t mask[6];
- uint32_t ruler, i;
- target_ulong temp;
- target_ulong dsp;
- ruler = 0x01;
- for (i = 0; i < 6; i++) {
- mask[i] = (masknum & ruler) >> i ;
- ruler = ruler << 1;
- }
- temp = 0x00;
- dsp = env->active_tc.DSPControl;
- if (mask[0] == 1) {
- #if defined(TARGET_MIPS64)
- temp |= dsp & 0x7F;
- #else
- temp |= dsp & 0x3F;
- #endif
- }
- if (mask[1] == 1) {
- temp |= dsp & 0x1F80;
- }
- if (mask[2] == 1) {
- temp |= dsp & 0x2000;
- }
- if (mask[3] == 1) {
- temp |= dsp & 0x00FF0000;
- }
- if (mask[4] == 1) {
- #if defined(TARGET_MIPS64)
- temp |= dsp & 0xFF000000;
- #else
- temp |= dsp & 0x0F000000;
- #endif
- }
- if (mask[5] == 1) {
- temp |= dsp & 0x4000;
- }
- return temp;
- }
- #undef MIPSDSP_LHI
- #undef MIPSDSP_LLO
- #undef MIPSDSP_HI
- #undef MIPSDSP_LO
- #undef MIPSDSP_Q3
- #undef MIPSDSP_Q2
- #undef MIPSDSP_Q1
- #undef MIPSDSP_Q0
- #undef MIPSDSP_SPLIT32_8
- #undef MIPSDSP_SPLIT32_16
- #undef MIPSDSP_RETURN32_8
- #undef MIPSDSP_RETURN32_16
- #ifdef TARGET_MIPS64
- #undef MIPSDSP_SPLIT64_16
- #undef MIPSDSP_SPLIT64_32
- #undef MIPSDSP_RETURN64_16
- #undef MIPSDSP_RETURN64_32
- #endif
|