ssd0303.c 8.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321
  1. /*
  2. * SSD0303 OLED controller with OSRAM Pictiva 96x16 display.
  3. *
  4. * Copyright (c) 2006-2007 CodeSourcery.
  5. * Written by Paul Brook
  6. *
  7. * This code is licensed under the GPL.
  8. */
  9. /* The controller can support a variety of different displays, but we only
  10. implement one. Most of the commends relating to brightness and geometry
  11. setup are ignored. */
  12. #include "i2c.h"
  13. #include "ui/console.h"
  14. //#define DEBUG_SSD0303 1
  15. #ifdef DEBUG_SSD0303
  16. #define DPRINTF(fmt, ...) \
  17. do { printf("ssd0303: " fmt , ## __VA_ARGS__); } while (0)
  18. #define BADF(fmt, ...) \
  19. do { fprintf(stderr, "ssd0303: error: " fmt , ## __VA_ARGS__); exit(1);} while (0)
  20. #else
  21. #define DPRINTF(fmt, ...) do {} while(0)
  22. #define BADF(fmt, ...) \
  23. do { fprintf(stderr, "ssd0303: error: " fmt , ## __VA_ARGS__);} while (0)
  24. #endif
  25. /* Scaling factor for pixels. */
  26. #define MAGNIFY 4
  27. enum ssd0303_mode
  28. {
  29. SSD0303_IDLE,
  30. SSD0303_DATA,
  31. SSD0303_CMD
  32. };
  33. enum ssd0303_cmd {
  34. SSD0303_CMD_NONE,
  35. SSD0303_CMD_SKIP1
  36. };
  37. typedef struct {
  38. I2CSlave i2c;
  39. DisplayState *ds;
  40. int row;
  41. int col;
  42. int start_line;
  43. int mirror;
  44. int flash;
  45. int enabled;
  46. int inverse;
  47. int redraw;
  48. enum ssd0303_mode mode;
  49. enum ssd0303_cmd cmd_state;
  50. uint8_t framebuffer[132*8];
  51. } ssd0303_state;
  52. static int ssd0303_recv(I2CSlave *i2c)
  53. {
  54. BADF("Reads not implemented\n");
  55. return -1;
  56. }
  57. static int ssd0303_send(I2CSlave *i2c, uint8_t data)
  58. {
  59. ssd0303_state *s = (ssd0303_state *)i2c;
  60. enum ssd0303_cmd old_cmd_state;
  61. switch (s->mode) {
  62. case SSD0303_IDLE:
  63. DPRINTF("byte 0x%02x\n", data);
  64. if (data == 0x80)
  65. s->mode = SSD0303_CMD;
  66. else if (data == 0x40)
  67. s->mode = SSD0303_DATA;
  68. else
  69. BADF("Unexpected byte 0x%x\n", data);
  70. break;
  71. case SSD0303_DATA:
  72. DPRINTF("data 0x%02x\n", data);
  73. if (s->col < 132) {
  74. s->framebuffer[s->col + s->row * 132] = data;
  75. s->col++;
  76. s->redraw = 1;
  77. }
  78. break;
  79. case SSD0303_CMD:
  80. old_cmd_state = s->cmd_state;
  81. s->cmd_state = SSD0303_CMD_NONE;
  82. switch (old_cmd_state) {
  83. case SSD0303_CMD_NONE:
  84. DPRINTF("cmd 0x%02x\n", data);
  85. s->mode = SSD0303_IDLE;
  86. switch (data) {
  87. case 0x00 ... 0x0f: /* Set lower column address. */
  88. s->col = (s->col & 0xf0) | (data & 0xf);
  89. break;
  90. case 0x10 ... 0x20: /* Set higher column address. */
  91. s->col = (s->col & 0x0f) | ((data & 0xf) << 4);
  92. break;
  93. case 0x40 ... 0x7f: /* Set start line. */
  94. s->start_line = 0;
  95. break;
  96. case 0x81: /* Set contrast (Ignored). */
  97. s->cmd_state = SSD0303_CMD_SKIP1;
  98. break;
  99. case 0xa0: /* Mirror off. */
  100. s->mirror = 0;
  101. break;
  102. case 0xa1: /* Mirror off. */
  103. s->mirror = 1;
  104. break;
  105. case 0xa4: /* Entire display off. */
  106. s->flash = 0;
  107. break;
  108. case 0xa5: /* Entire display on. */
  109. s->flash = 1;
  110. break;
  111. case 0xa6: /* Inverse off. */
  112. s->inverse = 0;
  113. break;
  114. case 0xa7: /* Inverse on. */
  115. s->inverse = 1;
  116. break;
  117. case 0xa8: /* Set multiplied ratio (Ignored). */
  118. s->cmd_state = SSD0303_CMD_SKIP1;
  119. break;
  120. case 0xad: /* DC-DC power control. */
  121. s->cmd_state = SSD0303_CMD_SKIP1;
  122. break;
  123. case 0xae: /* Display off. */
  124. s->enabled = 0;
  125. break;
  126. case 0xaf: /* Display on. */
  127. s->enabled = 1;
  128. break;
  129. case 0xb0 ... 0xbf: /* Set Page address. */
  130. s->row = data & 7;
  131. break;
  132. case 0xc0 ... 0xc8: /* Set COM output direction (Ignored). */
  133. break;
  134. case 0xd3: /* Set display offset (Ignored). */
  135. s->cmd_state = SSD0303_CMD_SKIP1;
  136. break;
  137. case 0xd5: /* Set display clock (Ignored). */
  138. s->cmd_state = SSD0303_CMD_SKIP1;
  139. break;
  140. case 0xd8: /* Set color and power mode (Ignored). */
  141. s->cmd_state = SSD0303_CMD_SKIP1;
  142. break;
  143. case 0xd9: /* Set pre-charge period (Ignored). */
  144. s->cmd_state = SSD0303_CMD_SKIP1;
  145. break;
  146. case 0xda: /* Set COM pin configuration (Ignored). */
  147. s->cmd_state = SSD0303_CMD_SKIP1;
  148. break;
  149. case 0xdb: /* Set VCOM dselect level (Ignored). */
  150. s->cmd_state = SSD0303_CMD_SKIP1;
  151. break;
  152. case 0xe3: /* no-op. */
  153. break;
  154. default:
  155. BADF("Unknown command: 0x%x\n", data);
  156. }
  157. break;
  158. case SSD0303_CMD_SKIP1:
  159. DPRINTF("skip 0x%02x\n", data);
  160. break;
  161. }
  162. break;
  163. }
  164. return 0;
  165. }
  166. static void ssd0303_event(I2CSlave *i2c, enum i2c_event event)
  167. {
  168. ssd0303_state *s = (ssd0303_state *)i2c;
  169. switch (event) {
  170. case I2C_FINISH:
  171. s->mode = SSD0303_IDLE;
  172. break;
  173. case I2C_START_RECV:
  174. case I2C_START_SEND:
  175. case I2C_NACK:
  176. /* Nothing to do. */
  177. break;
  178. }
  179. }
  180. static void ssd0303_update_display(void *opaque)
  181. {
  182. ssd0303_state *s = (ssd0303_state *)opaque;
  183. uint8_t *dest;
  184. uint8_t *src;
  185. int x;
  186. int y;
  187. int line;
  188. char *colors[2];
  189. char colortab[MAGNIFY * 8];
  190. int dest_width;
  191. uint8_t mask;
  192. if (!s->redraw)
  193. return;
  194. switch (ds_get_bits_per_pixel(s->ds)) {
  195. case 0:
  196. return;
  197. case 15:
  198. dest_width = 2;
  199. break;
  200. case 16:
  201. dest_width = 2;
  202. break;
  203. case 24:
  204. dest_width = 3;
  205. break;
  206. case 32:
  207. dest_width = 4;
  208. break;
  209. default:
  210. BADF("Bad color depth\n");
  211. return;
  212. }
  213. dest_width *= MAGNIFY;
  214. memset(colortab, 0xff, dest_width);
  215. memset(colortab + dest_width, 0, dest_width);
  216. if (s->flash) {
  217. colors[0] = colortab;
  218. colors[1] = colortab;
  219. } else if (s->inverse) {
  220. colors[0] = colortab;
  221. colors[1] = colortab + dest_width;
  222. } else {
  223. colors[0] = colortab + dest_width;
  224. colors[1] = colortab;
  225. }
  226. dest = ds_get_data(s->ds);
  227. for (y = 0; y < 16; y++) {
  228. line = (y + s->start_line) & 63;
  229. src = s->framebuffer + 132 * (line >> 3) + 36;
  230. mask = 1 << (line & 7);
  231. for (x = 0; x < 96; x++) {
  232. memcpy(dest, colors[(*src & mask) != 0], dest_width);
  233. dest += dest_width;
  234. src++;
  235. }
  236. for (x = 1; x < MAGNIFY; x++) {
  237. memcpy(dest, dest - dest_width * 96, dest_width * 96);
  238. dest += dest_width * 96;
  239. }
  240. }
  241. s->redraw = 0;
  242. dpy_gfx_update(s->ds, 0, 0, 96 * MAGNIFY, 16 * MAGNIFY);
  243. }
  244. static void ssd0303_invalidate_display(void * opaque)
  245. {
  246. ssd0303_state *s = (ssd0303_state *)opaque;
  247. s->redraw = 1;
  248. }
  249. static const VMStateDescription vmstate_ssd0303 = {
  250. .name = "ssd0303_oled",
  251. .version_id = 1,
  252. .minimum_version_id = 1,
  253. .minimum_version_id_old = 1,
  254. .fields = (VMStateField []) {
  255. VMSTATE_INT32(row, ssd0303_state),
  256. VMSTATE_INT32(col, ssd0303_state),
  257. VMSTATE_INT32(start_line, ssd0303_state),
  258. VMSTATE_INT32(mirror, ssd0303_state),
  259. VMSTATE_INT32(flash, ssd0303_state),
  260. VMSTATE_INT32(enabled, ssd0303_state),
  261. VMSTATE_INT32(inverse, ssd0303_state),
  262. VMSTATE_INT32(redraw, ssd0303_state),
  263. VMSTATE_UINT32(mode, ssd0303_state),
  264. VMSTATE_UINT32(cmd_state, ssd0303_state),
  265. VMSTATE_BUFFER(framebuffer, ssd0303_state),
  266. VMSTATE_I2C_SLAVE(i2c, ssd0303_state),
  267. VMSTATE_END_OF_LIST()
  268. }
  269. };
  270. static int ssd0303_init(I2CSlave *i2c)
  271. {
  272. ssd0303_state *s = FROM_I2C_SLAVE(ssd0303_state, i2c);
  273. s->ds = graphic_console_init(ssd0303_update_display,
  274. ssd0303_invalidate_display,
  275. NULL, NULL, s);
  276. qemu_console_resize(s->ds, 96 * MAGNIFY, 16 * MAGNIFY);
  277. return 0;
  278. }
  279. static void ssd0303_class_init(ObjectClass *klass, void *data)
  280. {
  281. DeviceClass *dc = DEVICE_CLASS(klass);
  282. I2CSlaveClass *k = I2C_SLAVE_CLASS(klass);
  283. k->init = ssd0303_init;
  284. k->event = ssd0303_event;
  285. k->recv = ssd0303_recv;
  286. k->send = ssd0303_send;
  287. dc->vmsd = &vmstate_ssd0303;
  288. }
  289. static const TypeInfo ssd0303_info = {
  290. .name = "ssd0303",
  291. .parent = TYPE_I2C_SLAVE,
  292. .instance_size = sizeof(ssd0303_state),
  293. .class_init = ssd0303_class_init,
  294. };
  295. static void ssd0303_register_types(void)
  296. {
  297. type_register_static(&ssd0303_info);
  298. }
  299. type_init(ssd0303_register_types)