2
0

serial-pci.c 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252
  1. /*
  2. * QEMU 16550A UART emulation
  3. *
  4. * Copyright (c) 2003-2004 Fabrice Bellard
  5. * Copyright (c) 2008 Citrix Systems, Inc.
  6. *
  7. * Permission is hereby granted, free of charge, to any person obtaining a copy
  8. * of this software and associated documentation files (the "Software"), to deal
  9. * in the Software without restriction, including without limitation the rights
  10. * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  11. * copies of the Software, and to permit persons to whom the Software is
  12. * furnished to do so, subject to the following conditions:
  13. *
  14. * The above copyright notice and this permission notice shall be included in
  15. * all copies or substantial portions of the Software.
  16. *
  17. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  19. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  20. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  21. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  22. * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  23. * THE SOFTWARE.
  24. */
  25. /* see docs/specs/pci-serial.txt */
  26. #include "serial.h"
  27. #include "pci/pci.h"
  28. #define PCI_SERIAL_MAX_PORTS 4
  29. typedef struct PCISerialState {
  30. PCIDevice dev;
  31. SerialState state;
  32. } PCISerialState;
  33. typedef struct PCIMultiSerialState {
  34. PCIDevice dev;
  35. MemoryRegion iobar;
  36. uint32_t ports;
  37. char *name[PCI_SERIAL_MAX_PORTS];
  38. SerialState state[PCI_SERIAL_MAX_PORTS];
  39. uint32_t level[PCI_SERIAL_MAX_PORTS];
  40. qemu_irq *irqs;
  41. } PCIMultiSerialState;
  42. static int serial_pci_init(PCIDevice *dev)
  43. {
  44. PCISerialState *pci = DO_UPCAST(PCISerialState, dev, dev);
  45. SerialState *s = &pci->state;
  46. s->baudbase = 115200;
  47. serial_init_core(s);
  48. pci->dev.config[PCI_INTERRUPT_PIN] = 0x01;
  49. s->irq = pci->dev.irq[0];
  50. memory_region_init_io(&s->io, &serial_io_ops, s, "serial", 8);
  51. pci_register_bar(&pci->dev, 0, PCI_BASE_ADDRESS_SPACE_IO, &s->io);
  52. return 0;
  53. }
  54. static void multi_serial_irq_mux(void *opaque, int n, int level)
  55. {
  56. PCIMultiSerialState *pci = opaque;
  57. int i, pending = 0;
  58. pci->level[n] = level;
  59. for (i = 0; i < pci->ports; i++) {
  60. if (pci->level[i]) {
  61. pending = 1;
  62. }
  63. }
  64. qemu_set_irq(pci->dev.irq[0], pending);
  65. }
  66. static int multi_serial_pci_init(PCIDevice *dev)
  67. {
  68. PCIDeviceClass *pc = PCI_DEVICE_GET_CLASS(dev);
  69. PCIMultiSerialState *pci = DO_UPCAST(PCIMultiSerialState, dev, dev);
  70. SerialState *s;
  71. int i;
  72. switch (pc->device_id) {
  73. case 0x0003:
  74. pci->ports = 2;
  75. break;
  76. case 0x0004:
  77. pci->ports = 4;
  78. break;
  79. }
  80. assert(pci->ports > 0);
  81. assert(pci->ports <= PCI_SERIAL_MAX_PORTS);
  82. pci->dev.config[PCI_INTERRUPT_PIN] = 0x01;
  83. memory_region_init(&pci->iobar, "multiserial", 8 * pci->ports);
  84. pci_register_bar(&pci->dev, 0, PCI_BASE_ADDRESS_SPACE_IO, &pci->iobar);
  85. pci->irqs = qemu_allocate_irqs(multi_serial_irq_mux, pci,
  86. pci->ports);
  87. for (i = 0; i < pci->ports; i++) {
  88. s = pci->state + i;
  89. s->baudbase = 115200;
  90. serial_init_core(s);
  91. s->irq = pci->irqs[i];
  92. pci->name[i] = g_strdup_printf("uart #%d", i+1);
  93. memory_region_init_io(&s->io, &serial_io_ops, s, pci->name[i], 8);
  94. memory_region_add_subregion(&pci->iobar, 8 * i, &s->io);
  95. }
  96. return 0;
  97. }
  98. static void serial_pci_exit(PCIDevice *dev)
  99. {
  100. PCISerialState *pci = DO_UPCAST(PCISerialState, dev, dev);
  101. SerialState *s = &pci->state;
  102. serial_exit_core(s);
  103. memory_region_destroy(&s->io);
  104. }
  105. static void multi_serial_pci_exit(PCIDevice *dev)
  106. {
  107. PCIMultiSerialState *pci = DO_UPCAST(PCIMultiSerialState, dev, dev);
  108. SerialState *s;
  109. int i;
  110. for (i = 0; i < pci->ports; i++) {
  111. s = pci->state + i;
  112. serial_exit_core(s);
  113. memory_region_destroy(&s->io);
  114. g_free(pci->name[i]);
  115. }
  116. memory_region_destroy(&pci->iobar);
  117. qemu_free_irqs(pci->irqs);
  118. }
  119. static const VMStateDescription vmstate_pci_serial = {
  120. .name = "pci-serial",
  121. .version_id = 1,
  122. .minimum_version_id = 1,
  123. .fields = (VMStateField[]) {
  124. VMSTATE_PCI_DEVICE(dev, PCISerialState),
  125. VMSTATE_STRUCT(state, PCISerialState, 0, vmstate_serial, SerialState),
  126. VMSTATE_END_OF_LIST()
  127. }
  128. };
  129. static const VMStateDescription vmstate_pci_multi_serial = {
  130. .name = "pci-serial-multi",
  131. .version_id = 1,
  132. .minimum_version_id = 1,
  133. .fields = (VMStateField[]) {
  134. VMSTATE_PCI_DEVICE(dev, PCIMultiSerialState),
  135. VMSTATE_STRUCT_ARRAY(state, PCIMultiSerialState, PCI_SERIAL_MAX_PORTS,
  136. 0, vmstate_serial, SerialState),
  137. VMSTATE_UINT32_ARRAY(level, PCIMultiSerialState, PCI_SERIAL_MAX_PORTS),
  138. VMSTATE_END_OF_LIST()
  139. }
  140. };
  141. static Property serial_pci_properties[] = {
  142. DEFINE_PROP_CHR("chardev", PCISerialState, state.chr),
  143. DEFINE_PROP_END_OF_LIST(),
  144. };
  145. static Property multi_2x_serial_pci_properties[] = {
  146. DEFINE_PROP_CHR("chardev1", PCIMultiSerialState, state[0].chr),
  147. DEFINE_PROP_CHR("chardev2", PCIMultiSerialState, state[1].chr),
  148. DEFINE_PROP_END_OF_LIST(),
  149. };
  150. static Property multi_4x_serial_pci_properties[] = {
  151. DEFINE_PROP_CHR("chardev1", PCIMultiSerialState, state[0].chr),
  152. DEFINE_PROP_CHR("chardev2", PCIMultiSerialState, state[1].chr),
  153. DEFINE_PROP_CHR("chardev3", PCIMultiSerialState, state[2].chr),
  154. DEFINE_PROP_CHR("chardev4", PCIMultiSerialState, state[3].chr),
  155. DEFINE_PROP_END_OF_LIST(),
  156. };
  157. static void serial_pci_class_initfn(ObjectClass *klass, void *data)
  158. {
  159. DeviceClass *dc = DEVICE_CLASS(klass);
  160. PCIDeviceClass *pc = PCI_DEVICE_CLASS(klass);
  161. pc->init = serial_pci_init;
  162. pc->exit = serial_pci_exit;
  163. pc->vendor_id = PCI_VENDOR_ID_REDHAT;
  164. pc->device_id = PCI_DEVICE_ID_REDHAT_SERIAL;
  165. pc->revision = 1;
  166. pc->class_id = PCI_CLASS_COMMUNICATION_SERIAL;
  167. dc->vmsd = &vmstate_pci_serial;
  168. dc->props = serial_pci_properties;
  169. }
  170. static void multi_2x_serial_pci_class_initfn(ObjectClass *klass, void *data)
  171. {
  172. DeviceClass *dc = DEVICE_CLASS(klass);
  173. PCIDeviceClass *pc = PCI_DEVICE_CLASS(klass);
  174. pc->init = multi_serial_pci_init;
  175. pc->exit = multi_serial_pci_exit;
  176. pc->vendor_id = PCI_VENDOR_ID_REDHAT;
  177. pc->device_id = PCI_DEVICE_ID_REDHAT_SERIAL2;
  178. pc->revision = 1;
  179. pc->class_id = PCI_CLASS_COMMUNICATION_SERIAL;
  180. dc->vmsd = &vmstate_pci_multi_serial;
  181. dc->props = multi_2x_serial_pci_properties;
  182. }
  183. static void multi_4x_serial_pci_class_initfn(ObjectClass *klass, void *data)
  184. {
  185. DeviceClass *dc = DEVICE_CLASS(klass);
  186. PCIDeviceClass *pc = PCI_DEVICE_CLASS(klass);
  187. pc->init = multi_serial_pci_init;
  188. pc->exit = multi_serial_pci_exit;
  189. pc->vendor_id = PCI_VENDOR_ID_REDHAT;
  190. pc->device_id = PCI_DEVICE_ID_REDHAT_SERIAL4;
  191. pc->revision = 1;
  192. pc->class_id = PCI_CLASS_COMMUNICATION_SERIAL;
  193. dc->vmsd = &vmstate_pci_multi_serial;
  194. dc->props = multi_4x_serial_pci_properties;
  195. }
  196. static const TypeInfo serial_pci_info = {
  197. .name = "pci-serial",
  198. .parent = TYPE_PCI_DEVICE,
  199. .instance_size = sizeof(PCISerialState),
  200. .class_init = serial_pci_class_initfn,
  201. };
  202. static const TypeInfo multi_2x_serial_pci_info = {
  203. .name = "pci-serial-2x",
  204. .parent = TYPE_PCI_DEVICE,
  205. .instance_size = sizeof(PCIMultiSerialState),
  206. .class_init = multi_2x_serial_pci_class_initfn,
  207. };
  208. static const TypeInfo multi_4x_serial_pci_info = {
  209. .name = "pci-serial-4x",
  210. .parent = TYPE_PCI_DEVICE,
  211. .instance_size = sizeof(PCIMultiSerialState),
  212. .class_init = multi_4x_serial_pci_class_initfn,
  213. };
  214. static void serial_pci_register_types(void)
  215. {
  216. type_register_static(&serial_pci_info);
  217. type_register_static(&multi_2x_serial_pci_info);
  218. type_register_static(&multi_4x_serial_pci_info);
  219. }
  220. type_init(serial_pci_register_types)