pcnet.c 55 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768
  1. /*
  2. * QEMU AMD PC-Net II (Am79C970A) emulation
  3. *
  4. * Copyright (c) 2004 Antony T Curtis
  5. *
  6. * Permission is hereby granted, free of charge, to any person obtaining a copy
  7. * of this software and associated documentation files (the "Software"), to deal
  8. * in the Software without restriction, including without limitation the rights
  9. * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  10. * copies of the Software, and to permit persons to whom the Software is
  11. * furnished to do so, subject to the following conditions:
  12. *
  13. * The above copyright notice and this permission notice shall be included in
  14. * all copies or substantial portions of the Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  21. * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  22. * THE SOFTWARE.
  23. */
  24. /* This software was written to be compatible with the specification:
  25. * AMD Am79C970A PCnet-PCI II Ethernet Controller Data-Sheet
  26. * AMD Publication# 19436 Rev:E Amendment/0 Issue Date: June 2000
  27. */
  28. /*
  29. * On Sparc32, this is the Lance (Am7990) part of chip STP2000 (Master I/O), also
  30. * produced as NCR89C100. See
  31. * http://www.ibiblio.org/pub/historic-linux/early-ports/Sparc/NCR/NCR89C100.txt
  32. * and
  33. * http://www.ibiblio.org/pub/historic-linux/early-ports/Sparc/NCR/NCR92C990.txt
  34. */
  35. #include "qdev.h"
  36. #include "net/net.h"
  37. #include "qemu/timer.h"
  38. #include "qemu/sockets.h"
  39. #include "sysemu/sysemu.h"
  40. #include "pcnet.h"
  41. //#define PCNET_DEBUG
  42. //#define PCNET_DEBUG_IO
  43. //#define PCNET_DEBUG_BCR
  44. //#define PCNET_DEBUG_CSR
  45. //#define PCNET_DEBUG_RMD
  46. //#define PCNET_DEBUG_TMD
  47. //#define PCNET_DEBUG_MATCH
  48. struct qemu_ether_header {
  49. uint8_t ether_dhost[6];
  50. uint8_t ether_shost[6];
  51. uint16_t ether_type;
  52. };
  53. #define CSR_INIT(S) !!(((S)->csr[0])&0x0001)
  54. #define CSR_STRT(S) !!(((S)->csr[0])&0x0002)
  55. #define CSR_STOP(S) !!(((S)->csr[0])&0x0004)
  56. #define CSR_TDMD(S) !!(((S)->csr[0])&0x0008)
  57. #define CSR_TXON(S) !!(((S)->csr[0])&0x0010)
  58. #define CSR_RXON(S) !!(((S)->csr[0])&0x0020)
  59. #define CSR_INEA(S) !!(((S)->csr[0])&0x0040)
  60. #define CSR_BSWP(S) !!(((S)->csr[3])&0x0004)
  61. #define CSR_LAPPEN(S) !!(((S)->csr[3])&0x0020)
  62. #define CSR_DXSUFLO(S) !!(((S)->csr[3])&0x0040)
  63. #define CSR_ASTRP_RCV(S) !!(((S)->csr[4])&0x0800)
  64. #define CSR_DPOLL(S) !!(((S)->csr[4])&0x1000)
  65. #define CSR_SPND(S) !!(((S)->csr[5])&0x0001)
  66. #define CSR_LTINTEN(S) !!(((S)->csr[5])&0x4000)
  67. #define CSR_TOKINTD(S) !!(((S)->csr[5])&0x8000)
  68. #define CSR_DRX(S) !!(((S)->csr[15])&0x0001)
  69. #define CSR_DTX(S) !!(((S)->csr[15])&0x0002)
  70. #define CSR_LOOP(S) !!(((S)->csr[15])&0x0004)
  71. #define CSR_DXMTFCS(S) !!(((S)->csr[15])&0x0008)
  72. #define CSR_INTL(S) !!(((S)->csr[15])&0x0040)
  73. #define CSR_DRCVPA(S) !!(((S)->csr[15])&0x2000)
  74. #define CSR_DRCVBC(S) !!(((S)->csr[15])&0x4000)
  75. #define CSR_PROM(S) !!(((S)->csr[15])&0x8000)
  76. #define CSR_CRBC(S) ((S)->csr[40])
  77. #define CSR_CRST(S) ((S)->csr[41])
  78. #define CSR_CXBC(S) ((S)->csr[42])
  79. #define CSR_CXST(S) ((S)->csr[43])
  80. #define CSR_NRBC(S) ((S)->csr[44])
  81. #define CSR_NRST(S) ((S)->csr[45])
  82. #define CSR_POLL(S) ((S)->csr[46])
  83. #define CSR_PINT(S) ((S)->csr[47])
  84. #define CSR_RCVRC(S) ((S)->csr[72])
  85. #define CSR_XMTRC(S) ((S)->csr[74])
  86. #define CSR_RCVRL(S) ((S)->csr[76])
  87. #define CSR_XMTRL(S) ((S)->csr[78])
  88. #define CSR_MISSC(S) ((S)->csr[112])
  89. #define CSR_IADR(S) ((S)->csr[ 1] | ((uint32_t)(S)->csr[ 2] << 16))
  90. #define CSR_CRBA(S) ((S)->csr[18] | ((uint32_t)(S)->csr[19] << 16))
  91. #define CSR_CXBA(S) ((S)->csr[20] | ((uint32_t)(S)->csr[21] << 16))
  92. #define CSR_NRBA(S) ((S)->csr[22] | ((uint32_t)(S)->csr[23] << 16))
  93. #define CSR_BADR(S) ((S)->csr[24] | ((uint32_t)(S)->csr[25] << 16))
  94. #define CSR_NRDA(S) ((S)->csr[26] | ((uint32_t)(S)->csr[27] << 16))
  95. #define CSR_CRDA(S) ((S)->csr[28] | ((uint32_t)(S)->csr[29] << 16))
  96. #define CSR_BADX(S) ((S)->csr[30] | ((uint32_t)(S)->csr[31] << 16))
  97. #define CSR_NXDA(S) ((S)->csr[32] | ((uint32_t)(S)->csr[33] << 16))
  98. #define CSR_CXDA(S) ((S)->csr[34] | ((uint32_t)(S)->csr[35] << 16))
  99. #define CSR_NNRD(S) ((S)->csr[36] | ((uint32_t)(S)->csr[37] << 16))
  100. #define CSR_NNXD(S) ((S)->csr[38] | ((uint32_t)(S)->csr[39] << 16))
  101. #define CSR_PXDA(S) ((S)->csr[60] | ((uint32_t)(S)->csr[61] << 16))
  102. #define CSR_NXBA(S) ((S)->csr[64] | ((uint32_t)(S)->csr[65] << 16))
  103. #define PHYSADDR(S,A) \
  104. (BCR_SSIZE32(S) ? (A) : (A) | ((0xff00 & (uint32_t)(S)->csr[2])<<16))
  105. struct pcnet_initblk16 {
  106. uint16_t mode;
  107. uint16_t padr[3];
  108. uint16_t ladrf[4];
  109. uint32_t rdra;
  110. uint32_t tdra;
  111. };
  112. struct pcnet_initblk32 {
  113. uint16_t mode;
  114. uint8_t rlen;
  115. uint8_t tlen;
  116. uint16_t padr[3];
  117. uint16_t _res;
  118. uint16_t ladrf[4];
  119. uint32_t rdra;
  120. uint32_t tdra;
  121. };
  122. struct pcnet_TMD {
  123. uint32_t tbadr;
  124. int16_t length;
  125. int16_t status;
  126. uint32_t misc;
  127. uint32_t res;
  128. };
  129. #define TMDL_BCNT_MASK 0x0fff
  130. #define TMDL_BCNT_SH 0
  131. #define TMDL_ONES_MASK 0xf000
  132. #define TMDL_ONES_SH 12
  133. #define TMDS_BPE_MASK 0x0080
  134. #define TMDS_BPE_SH 7
  135. #define TMDS_ENP_MASK 0x0100
  136. #define TMDS_ENP_SH 8
  137. #define TMDS_STP_MASK 0x0200
  138. #define TMDS_STP_SH 9
  139. #define TMDS_DEF_MASK 0x0400
  140. #define TMDS_DEF_SH 10
  141. #define TMDS_ONE_MASK 0x0800
  142. #define TMDS_ONE_SH 11
  143. #define TMDS_LTINT_MASK 0x1000
  144. #define TMDS_LTINT_SH 12
  145. #define TMDS_NOFCS_MASK 0x2000
  146. #define TMDS_NOFCS_SH 13
  147. #define TMDS_ADDFCS_MASK TMDS_NOFCS_MASK
  148. #define TMDS_ADDFCS_SH TMDS_NOFCS_SH
  149. #define TMDS_ERR_MASK 0x4000
  150. #define TMDS_ERR_SH 14
  151. #define TMDS_OWN_MASK 0x8000
  152. #define TMDS_OWN_SH 15
  153. #define TMDM_TRC_MASK 0x0000000f
  154. #define TMDM_TRC_SH 0
  155. #define TMDM_TDR_MASK 0x03ff0000
  156. #define TMDM_TDR_SH 16
  157. #define TMDM_RTRY_MASK 0x04000000
  158. #define TMDM_RTRY_SH 26
  159. #define TMDM_LCAR_MASK 0x08000000
  160. #define TMDM_LCAR_SH 27
  161. #define TMDM_LCOL_MASK 0x10000000
  162. #define TMDM_LCOL_SH 28
  163. #define TMDM_EXDEF_MASK 0x20000000
  164. #define TMDM_EXDEF_SH 29
  165. #define TMDM_UFLO_MASK 0x40000000
  166. #define TMDM_UFLO_SH 30
  167. #define TMDM_BUFF_MASK 0x80000000
  168. #define TMDM_BUFF_SH 31
  169. struct pcnet_RMD {
  170. uint32_t rbadr;
  171. int16_t buf_length;
  172. int16_t status;
  173. uint32_t msg_length;
  174. uint32_t res;
  175. };
  176. #define RMDL_BCNT_MASK 0x0fff
  177. #define RMDL_BCNT_SH 0
  178. #define RMDL_ONES_MASK 0xf000
  179. #define RMDL_ONES_SH 12
  180. #define RMDS_BAM_MASK 0x0010
  181. #define RMDS_BAM_SH 4
  182. #define RMDS_LFAM_MASK 0x0020
  183. #define RMDS_LFAM_SH 5
  184. #define RMDS_PAM_MASK 0x0040
  185. #define RMDS_PAM_SH 6
  186. #define RMDS_BPE_MASK 0x0080
  187. #define RMDS_BPE_SH 7
  188. #define RMDS_ENP_MASK 0x0100
  189. #define RMDS_ENP_SH 8
  190. #define RMDS_STP_MASK 0x0200
  191. #define RMDS_STP_SH 9
  192. #define RMDS_BUFF_MASK 0x0400
  193. #define RMDS_BUFF_SH 10
  194. #define RMDS_CRC_MASK 0x0800
  195. #define RMDS_CRC_SH 11
  196. #define RMDS_OFLO_MASK 0x1000
  197. #define RMDS_OFLO_SH 12
  198. #define RMDS_FRAM_MASK 0x2000
  199. #define RMDS_FRAM_SH 13
  200. #define RMDS_ERR_MASK 0x4000
  201. #define RMDS_ERR_SH 14
  202. #define RMDS_OWN_MASK 0x8000
  203. #define RMDS_OWN_SH 15
  204. #define RMDM_MCNT_MASK 0x00000fff
  205. #define RMDM_MCNT_SH 0
  206. #define RMDM_ZEROS_MASK 0x0000f000
  207. #define RMDM_ZEROS_SH 12
  208. #define RMDM_RPC_MASK 0x00ff0000
  209. #define RMDM_RPC_SH 16
  210. #define RMDM_RCC_MASK 0xff000000
  211. #define RMDM_RCC_SH 24
  212. #define SET_FIELD(regp, name, field, value) \
  213. (*(regp) = (*(regp) & ~(name ## _ ## field ## _MASK)) \
  214. | ((value) << name ## _ ## field ## _SH))
  215. #define GET_FIELD(reg, name, field) \
  216. (((reg) & name ## _ ## field ## _MASK) >> name ## _ ## field ## _SH)
  217. #define PRINT_TMD(T) printf( \
  218. "TMD0 : TBADR=0x%08x\n" \
  219. "TMD1 : OWN=%d, ERR=%d, FCS=%d, LTI=%d, " \
  220. "ONE=%d, DEF=%d, STP=%d, ENP=%d,\n" \
  221. " BPE=%d, BCNT=%d\n" \
  222. "TMD2 : BUF=%d, UFL=%d, EXD=%d, LCO=%d, " \
  223. "LCA=%d, RTR=%d,\n" \
  224. " TDR=%d, TRC=%d\n", \
  225. (T)->tbadr, \
  226. GET_FIELD((T)->status, TMDS, OWN), \
  227. GET_FIELD((T)->status, TMDS, ERR), \
  228. GET_FIELD((T)->status, TMDS, NOFCS), \
  229. GET_FIELD((T)->status, TMDS, LTINT), \
  230. GET_FIELD((T)->status, TMDS, ONE), \
  231. GET_FIELD((T)->status, TMDS, DEF), \
  232. GET_FIELD((T)->status, TMDS, STP), \
  233. GET_FIELD((T)->status, TMDS, ENP), \
  234. GET_FIELD((T)->status, TMDS, BPE), \
  235. 4096-GET_FIELD((T)->length, TMDL, BCNT), \
  236. GET_FIELD((T)->misc, TMDM, BUFF), \
  237. GET_FIELD((T)->misc, TMDM, UFLO), \
  238. GET_FIELD((T)->misc, TMDM, EXDEF), \
  239. GET_FIELD((T)->misc, TMDM, LCOL), \
  240. GET_FIELD((T)->misc, TMDM, LCAR), \
  241. GET_FIELD((T)->misc, TMDM, RTRY), \
  242. GET_FIELD((T)->misc, TMDM, TDR), \
  243. GET_FIELD((T)->misc, TMDM, TRC))
  244. #define PRINT_RMD(R) printf( \
  245. "RMD0 : RBADR=0x%08x\n" \
  246. "RMD1 : OWN=%d, ERR=%d, FRAM=%d, OFLO=%d, " \
  247. "CRC=%d, BUFF=%d, STP=%d, ENP=%d,\n " \
  248. "BPE=%d, PAM=%d, LAFM=%d, BAM=%d, ONES=%d, BCNT=%d\n" \
  249. "RMD2 : RCC=%d, RPC=%d, MCNT=%d, ZEROS=%d\n", \
  250. (R)->rbadr, \
  251. GET_FIELD((R)->status, RMDS, OWN), \
  252. GET_FIELD((R)->status, RMDS, ERR), \
  253. GET_FIELD((R)->status, RMDS, FRAM), \
  254. GET_FIELD((R)->status, RMDS, OFLO), \
  255. GET_FIELD((R)->status, RMDS, CRC), \
  256. GET_FIELD((R)->status, RMDS, BUFF), \
  257. GET_FIELD((R)->status, RMDS, STP), \
  258. GET_FIELD((R)->status, RMDS, ENP), \
  259. GET_FIELD((R)->status, RMDS, BPE), \
  260. GET_FIELD((R)->status, RMDS, PAM), \
  261. GET_FIELD((R)->status, RMDS, LFAM), \
  262. GET_FIELD((R)->status, RMDS, BAM), \
  263. GET_FIELD((R)->buf_length, RMDL, ONES), \
  264. 4096-GET_FIELD((R)->buf_length, RMDL, BCNT), \
  265. GET_FIELD((R)->msg_length, RMDM, RCC), \
  266. GET_FIELD((R)->msg_length, RMDM, RPC), \
  267. GET_FIELD((R)->msg_length, RMDM, MCNT), \
  268. GET_FIELD((R)->msg_length, RMDM, ZEROS))
  269. static inline void pcnet_tmd_load(PCNetState *s, struct pcnet_TMD *tmd,
  270. hwaddr addr)
  271. {
  272. if (!BCR_SSIZE32(s)) {
  273. struct {
  274. uint32_t tbadr;
  275. int16_t length;
  276. int16_t status;
  277. } xda;
  278. s->phys_mem_read(s->dma_opaque, addr, (void *)&xda, sizeof(xda), 0);
  279. tmd->tbadr = le32_to_cpu(xda.tbadr) & 0xffffff;
  280. tmd->length = le16_to_cpu(xda.length);
  281. tmd->status = (le32_to_cpu(xda.tbadr) >> 16) & 0xff00;
  282. tmd->misc = le16_to_cpu(xda.status) << 16;
  283. tmd->res = 0;
  284. } else {
  285. s->phys_mem_read(s->dma_opaque, addr, (void *)tmd, sizeof(*tmd), 0);
  286. le32_to_cpus(&tmd->tbadr);
  287. le16_to_cpus((uint16_t *)&tmd->length);
  288. le16_to_cpus((uint16_t *)&tmd->status);
  289. le32_to_cpus(&tmd->misc);
  290. le32_to_cpus(&tmd->res);
  291. if (BCR_SWSTYLE(s) == 3) {
  292. uint32_t tmp = tmd->tbadr;
  293. tmd->tbadr = tmd->misc;
  294. tmd->misc = tmp;
  295. }
  296. }
  297. }
  298. static inline void pcnet_tmd_store(PCNetState *s, const struct pcnet_TMD *tmd,
  299. hwaddr addr)
  300. {
  301. if (!BCR_SSIZE32(s)) {
  302. struct {
  303. uint32_t tbadr;
  304. int16_t length;
  305. int16_t status;
  306. } xda;
  307. xda.tbadr = cpu_to_le32((tmd->tbadr & 0xffffff) |
  308. ((tmd->status & 0xff00) << 16));
  309. xda.length = cpu_to_le16(tmd->length);
  310. xda.status = cpu_to_le16(tmd->misc >> 16);
  311. s->phys_mem_write(s->dma_opaque, addr, (void *)&xda, sizeof(xda), 0);
  312. } else {
  313. struct {
  314. uint32_t tbadr;
  315. int16_t length;
  316. int16_t status;
  317. uint32_t misc;
  318. uint32_t res;
  319. } xda;
  320. xda.tbadr = cpu_to_le32(tmd->tbadr);
  321. xda.length = cpu_to_le16(tmd->length);
  322. xda.status = cpu_to_le16(tmd->status);
  323. xda.misc = cpu_to_le32(tmd->misc);
  324. xda.res = cpu_to_le32(tmd->res);
  325. if (BCR_SWSTYLE(s) == 3) {
  326. uint32_t tmp = xda.tbadr;
  327. xda.tbadr = xda.misc;
  328. xda.misc = tmp;
  329. }
  330. s->phys_mem_write(s->dma_opaque, addr, (void *)&xda, sizeof(xda), 0);
  331. }
  332. }
  333. static inline void pcnet_rmd_load(PCNetState *s, struct pcnet_RMD *rmd,
  334. hwaddr addr)
  335. {
  336. if (!BCR_SSIZE32(s)) {
  337. struct {
  338. uint32_t rbadr;
  339. int16_t buf_length;
  340. int16_t msg_length;
  341. } rda;
  342. s->phys_mem_read(s->dma_opaque, addr, (void *)&rda, sizeof(rda), 0);
  343. rmd->rbadr = le32_to_cpu(rda.rbadr) & 0xffffff;
  344. rmd->buf_length = le16_to_cpu(rda.buf_length);
  345. rmd->status = (le32_to_cpu(rda.rbadr) >> 16) & 0xff00;
  346. rmd->msg_length = le16_to_cpu(rda.msg_length);
  347. rmd->res = 0;
  348. } else {
  349. s->phys_mem_read(s->dma_opaque, addr, (void *)rmd, sizeof(*rmd), 0);
  350. le32_to_cpus(&rmd->rbadr);
  351. le16_to_cpus((uint16_t *)&rmd->buf_length);
  352. le16_to_cpus((uint16_t *)&rmd->status);
  353. le32_to_cpus(&rmd->msg_length);
  354. le32_to_cpus(&rmd->res);
  355. if (BCR_SWSTYLE(s) == 3) {
  356. uint32_t tmp = rmd->rbadr;
  357. rmd->rbadr = rmd->msg_length;
  358. rmd->msg_length = tmp;
  359. }
  360. }
  361. }
  362. static inline void pcnet_rmd_store(PCNetState *s, struct pcnet_RMD *rmd,
  363. hwaddr addr)
  364. {
  365. if (!BCR_SSIZE32(s)) {
  366. struct {
  367. uint32_t rbadr;
  368. int16_t buf_length;
  369. int16_t msg_length;
  370. } rda;
  371. rda.rbadr = cpu_to_le32((rmd->rbadr & 0xffffff) |
  372. ((rmd->status & 0xff00) << 16));
  373. rda.buf_length = cpu_to_le16(rmd->buf_length);
  374. rda.msg_length = cpu_to_le16(rmd->msg_length);
  375. s->phys_mem_write(s->dma_opaque, addr, (void *)&rda, sizeof(rda), 0);
  376. } else {
  377. struct {
  378. uint32_t rbadr;
  379. int16_t buf_length;
  380. int16_t status;
  381. uint32_t msg_length;
  382. uint32_t res;
  383. } rda;
  384. rda.rbadr = cpu_to_le32(rmd->rbadr);
  385. rda.buf_length = cpu_to_le16(rmd->buf_length);
  386. rda.status = cpu_to_le16(rmd->status);
  387. rda.msg_length = cpu_to_le32(rmd->msg_length);
  388. rda.res = cpu_to_le32(rmd->res);
  389. if (BCR_SWSTYLE(s) == 3) {
  390. uint32_t tmp = rda.rbadr;
  391. rda.rbadr = rda.msg_length;
  392. rda.msg_length = tmp;
  393. }
  394. s->phys_mem_write(s->dma_opaque, addr, (void *)&rda, sizeof(rda), 0);
  395. }
  396. }
  397. #define TMDLOAD(TMD,ADDR) pcnet_tmd_load(s,TMD,ADDR)
  398. #define TMDSTORE(TMD,ADDR) pcnet_tmd_store(s,TMD,ADDR)
  399. #define RMDLOAD(RMD,ADDR) pcnet_rmd_load(s,RMD,ADDR)
  400. #define RMDSTORE(RMD,ADDR) pcnet_rmd_store(s,RMD,ADDR)
  401. #if 1
  402. #define CHECK_RMD(ADDR,RES) do { \
  403. struct pcnet_RMD rmd; \
  404. RMDLOAD(&rmd,(ADDR)); \
  405. (RES) |= (GET_FIELD(rmd.buf_length, RMDL, ONES) != 15) \
  406. || (GET_FIELD(rmd.msg_length, RMDM, ZEROS) != 0); \
  407. } while (0)
  408. #define CHECK_TMD(ADDR,RES) do { \
  409. struct pcnet_TMD tmd; \
  410. TMDLOAD(&tmd,(ADDR)); \
  411. (RES) |= (GET_FIELD(tmd.length, TMDL, ONES) != 15); \
  412. } while (0)
  413. #else
  414. #define CHECK_RMD(ADDR,RES) do { \
  415. switch (BCR_SWSTYLE(s)) { \
  416. case 0x00: \
  417. do { \
  418. uint16_t rda[4]; \
  419. s->phys_mem_read(s->dma_opaque, (ADDR), \
  420. (void *)&rda[0], sizeof(rda), 0); \
  421. (RES) |= (rda[2] & 0xf000)!=0xf000; \
  422. (RES) |= (rda[3] & 0xf000)!=0x0000; \
  423. } while (0); \
  424. break; \
  425. case 0x01: \
  426. case 0x02: \
  427. do { \
  428. uint32_t rda[4]; \
  429. s->phys_mem_read(s->dma_opaque, (ADDR), \
  430. (void *)&rda[0], sizeof(rda), 0); \
  431. (RES) |= (rda[1] & 0x0000f000L)!=0x0000f000L; \
  432. (RES) |= (rda[2] & 0x0000f000L)!=0x00000000L; \
  433. } while (0); \
  434. break; \
  435. case 0x03: \
  436. do { \
  437. uint32_t rda[4]; \
  438. s->phys_mem_read(s->dma_opaque, (ADDR), \
  439. (void *)&rda[0], sizeof(rda), 0); \
  440. (RES) |= (rda[0] & 0x0000f000L)!=0x00000000L; \
  441. (RES) |= (rda[1] & 0x0000f000L)!=0x0000f000L; \
  442. } while (0); \
  443. break; \
  444. } \
  445. } while (0)
  446. #define CHECK_TMD(ADDR,RES) do { \
  447. switch (BCR_SWSTYLE(s)) { \
  448. case 0x00: \
  449. do { \
  450. uint16_t xda[4]; \
  451. s->phys_mem_read(s->dma_opaque, (ADDR), \
  452. (void *)&xda[0], sizeof(xda), 0); \
  453. (RES) |= (xda[2] & 0xf000)!=0xf000; \
  454. } while (0); \
  455. break; \
  456. case 0x01: \
  457. case 0x02: \
  458. case 0x03: \
  459. do { \
  460. uint32_t xda[4]; \
  461. s->phys_mem_read(s->dma_opaque, (ADDR), \
  462. (void *)&xda[0], sizeof(xda), 0); \
  463. (RES) |= (xda[1] & 0x0000f000L)!=0x0000f000L; \
  464. } while (0); \
  465. break; \
  466. } \
  467. } while (0)
  468. #endif
  469. #define PRINT_PKTHDR(BUF) do { \
  470. struct qemu_ether_header *hdr = (void *)(BUF); \
  471. printf("packet dhost=%02x:%02x:%02x:%02x:%02x:%02x, " \
  472. "shost=%02x:%02x:%02x:%02x:%02x:%02x, " \
  473. "type=0x%04x\n", \
  474. hdr->ether_dhost[0],hdr->ether_dhost[1],hdr->ether_dhost[2], \
  475. hdr->ether_dhost[3],hdr->ether_dhost[4],hdr->ether_dhost[5], \
  476. hdr->ether_shost[0],hdr->ether_shost[1],hdr->ether_shost[2], \
  477. hdr->ether_shost[3],hdr->ether_shost[4],hdr->ether_shost[5], \
  478. be16_to_cpu(hdr->ether_type)); \
  479. } while (0)
  480. #define MULTICAST_FILTER_LEN 8
  481. static inline uint32_t lnc_mchash(const uint8_t *ether_addr)
  482. {
  483. #define LNC_POLYNOMIAL 0xEDB88320UL
  484. uint32_t crc = 0xFFFFFFFF;
  485. int idx, bit;
  486. uint8_t data;
  487. for (idx = 0; idx < 6; idx++) {
  488. for (data = *ether_addr++, bit = 0; bit < MULTICAST_FILTER_LEN; bit++) {
  489. crc = (crc >> 1) ^ (((crc ^ data) & 1) ? LNC_POLYNOMIAL : 0);
  490. data >>= 1;
  491. }
  492. }
  493. return crc;
  494. #undef LNC_POLYNOMIAL
  495. }
  496. #define CRC(crc, ch) (crc = (crc >> 8) ^ crctab[(crc ^ (ch)) & 0xff])
  497. /* generated using the AUTODIN II polynomial
  498. * x^32 + x^26 + x^23 + x^22 + x^16 +
  499. * x^12 + x^11 + x^10 + x^8 + x^7 + x^5 + x^4 + x^2 + x^1 + 1
  500. */
  501. static const uint32_t crctab[256] = {
  502. 0x00000000, 0x77073096, 0xee0e612c, 0x990951ba,
  503. 0x076dc419, 0x706af48f, 0xe963a535, 0x9e6495a3,
  504. 0x0edb8832, 0x79dcb8a4, 0xe0d5e91e, 0x97d2d988,
  505. 0x09b64c2b, 0x7eb17cbd, 0xe7b82d07, 0x90bf1d91,
  506. 0x1db71064, 0x6ab020f2, 0xf3b97148, 0x84be41de,
  507. 0x1adad47d, 0x6ddde4eb, 0xf4d4b551, 0x83d385c7,
  508. 0x136c9856, 0x646ba8c0, 0xfd62f97a, 0x8a65c9ec,
  509. 0x14015c4f, 0x63066cd9, 0xfa0f3d63, 0x8d080df5,
  510. 0x3b6e20c8, 0x4c69105e, 0xd56041e4, 0xa2677172,
  511. 0x3c03e4d1, 0x4b04d447, 0xd20d85fd, 0xa50ab56b,
  512. 0x35b5a8fa, 0x42b2986c, 0xdbbbc9d6, 0xacbcf940,
  513. 0x32d86ce3, 0x45df5c75, 0xdcd60dcf, 0xabd13d59,
  514. 0x26d930ac, 0x51de003a, 0xc8d75180, 0xbfd06116,
  515. 0x21b4f4b5, 0x56b3c423, 0xcfba9599, 0xb8bda50f,
  516. 0x2802b89e, 0x5f058808, 0xc60cd9b2, 0xb10be924,
  517. 0x2f6f7c87, 0x58684c11, 0xc1611dab, 0xb6662d3d,
  518. 0x76dc4190, 0x01db7106, 0x98d220bc, 0xefd5102a,
  519. 0x71b18589, 0x06b6b51f, 0x9fbfe4a5, 0xe8b8d433,
  520. 0x7807c9a2, 0x0f00f934, 0x9609a88e, 0xe10e9818,
  521. 0x7f6a0dbb, 0x086d3d2d, 0x91646c97, 0xe6635c01,
  522. 0x6b6b51f4, 0x1c6c6162, 0x856530d8, 0xf262004e,
  523. 0x6c0695ed, 0x1b01a57b, 0x8208f4c1, 0xf50fc457,
  524. 0x65b0d9c6, 0x12b7e950, 0x8bbeb8ea, 0xfcb9887c,
  525. 0x62dd1ddf, 0x15da2d49, 0x8cd37cf3, 0xfbd44c65,
  526. 0x4db26158, 0x3ab551ce, 0xa3bc0074, 0xd4bb30e2,
  527. 0x4adfa541, 0x3dd895d7, 0xa4d1c46d, 0xd3d6f4fb,
  528. 0x4369e96a, 0x346ed9fc, 0xad678846, 0xda60b8d0,
  529. 0x44042d73, 0x33031de5, 0xaa0a4c5f, 0xdd0d7cc9,
  530. 0x5005713c, 0x270241aa, 0xbe0b1010, 0xc90c2086,
  531. 0x5768b525, 0x206f85b3, 0xb966d409, 0xce61e49f,
  532. 0x5edef90e, 0x29d9c998, 0xb0d09822, 0xc7d7a8b4,
  533. 0x59b33d17, 0x2eb40d81, 0xb7bd5c3b, 0xc0ba6cad,
  534. 0xedb88320, 0x9abfb3b6, 0x03b6e20c, 0x74b1d29a,
  535. 0xead54739, 0x9dd277af, 0x04db2615, 0x73dc1683,
  536. 0xe3630b12, 0x94643b84, 0x0d6d6a3e, 0x7a6a5aa8,
  537. 0xe40ecf0b, 0x9309ff9d, 0x0a00ae27, 0x7d079eb1,
  538. 0xf00f9344, 0x8708a3d2, 0x1e01f268, 0x6906c2fe,
  539. 0xf762575d, 0x806567cb, 0x196c3671, 0x6e6b06e7,
  540. 0xfed41b76, 0x89d32be0, 0x10da7a5a, 0x67dd4acc,
  541. 0xf9b9df6f, 0x8ebeeff9, 0x17b7be43, 0x60b08ed5,
  542. 0xd6d6a3e8, 0xa1d1937e, 0x38d8c2c4, 0x4fdff252,
  543. 0xd1bb67f1, 0xa6bc5767, 0x3fb506dd, 0x48b2364b,
  544. 0xd80d2bda, 0xaf0a1b4c, 0x36034af6, 0x41047a60,
  545. 0xdf60efc3, 0xa867df55, 0x316e8eef, 0x4669be79,
  546. 0xcb61b38c, 0xbc66831a, 0x256fd2a0, 0x5268e236,
  547. 0xcc0c7795, 0xbb0b4703, 0x220216b9, 0x5505262f,
  548. 0xc5ba3bbe, 0xb2bd0b28, 0x2bb45a92, 0x5cb36a04,
  549. 0xc2d7ffa7, 0xb5d0cf31, 0x2cd99e8b, 0x5bdeae1d,
  550. 0x9b64c2b0, 0xec63f226, 0x756aa39c, 0x026d930a,
  551. 0x9c0906a9, 0xeb0e363f, 0x72076785, 0x05005713,
  552. 0x95bf4a82, 0xe2b87a14, 0x7bb12bae, 0x0cb61b38,
  553. 0x92d28e9b, 0xe5d5be0d, 0x7cdcefb7, 0x0bdbdf21,
  554. 0x86d3d2d4, 0xf1d4e242, 0x68ddb3f8, 0x1fda836e,
  555. 0x81be16cd, 0xf6b9265b, 0x6fb077e1, 0x18b74777,
  556. 0x88085ae6, 0xff0f6a70, 0x66063bca, 0x11010b5c,
  557. 0x8f659eff, 0xf862ae69, 0x616bffd3, 0x166ccf45,
  558. 0xa00ae278, 0xd70dd2ee, 0x4e048354, 0x3903b3c2,
  559. 0xa7672661, 0xd06016f7, 0x4969474d, 0x3e6e77db,
  560. 0xaed16a4a, 0xd9d65adc, 0x40df0b66, 0x37d83bf0,
  561. 0xa9bcae53, 0xdebb9ec5, 0x47b2cf7f, 0x30b5ffe9,
  562. 0xbdbdf21c, 0xcabac28a, 0x53b39330, 0x24b4a3a6,
  563. 0xbad03605, 0xcdd70693, 0x54de5729, 0x23d967bf,
  564. 0xb3667a2e, 0xc4614ab8, 0x5d681b02, 0x2a6f2b94,
  565. 0xb40bbe37, 0xc30c8ea1, 0x5a05df1b, 0x2d02ef8d,
  566. };
  567. static inline int padr_match(PCNetState *s, const uint8_t *buf, int size)
  568. {
  569. struct qemu_ether_header *hdr = (void *)buf;
  570. uint8_t padr[6] = {
  571. s->csr[12] & 0xff, s->csr[12] >> 8,
  572. s->csr[13] & 0xff, s->csr[13] >> 8,
  573. s->csr[14] & 0xff, s->csr[14] >> 8
  574. };
  575. int result = (!CSR_DRCVPA(s)) && !memcmp(hdr->ether_dhost, padr, 6);
  576. #ifdef PCNET_DEBUG_MATCH
  577. printf("packet dhost=%02x:%02x:%02x:%02x:%02x:%02x, "
  578. "padr=%02x:%02x:%02x:%02x:%02x:%02x\n",
  579. hdr->ether_dhost[0],hdr->ether_dhost[1],hdr->ether_dhost[2],
  580. hdr->ether_dhost[3],hdr->ether_dhost[4],hdr->ether_dhost[5],
  581. padr[0],padr[1],padr[2],padr[3],padr[4],padr[5]);
  582. printf("padr_match result=%d\n", result);
  583. #endif
  584. return result;
  585. }
  586. static inline int padr_bcast(PCNetState *s, const uint8_t *buf, int size)
  587. {
  588. static const uint8_t BCAST[6] = { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff };
  589. struct qemu_ether_header *hdr = (void *)buf;
  590. int result = !CSR_DRCVBC(s) && !memcmp(hdr->ether_dhost, BCAST, 6);
  591. #ifdef PCNET_DEBUG_MATCH
  592. printf("padr_bcast result=%d\n", result);
  593. #endif
  594. return result;
  595. }
  596. static inline int ladr_match(PCNetState *s, const uint8_t *buf, int size)
  597. {
  598. struct qemu_ether_header *hdr = (void *)buf;
  599. if ((*(hdr->ether_dhost)&0x01) &&
  600. ((uint64_t *)&s->csr[8])[0] != 0LL) {
  601. uint8_t ladr[8] = {
  602. s->csr[8] & 0xff, s->csr[8] >> 8,
  603. s->csr[9] & 0xff, s->csr[9] >> 8,
  604. s->csr[10] & 0xff, s->csr[10] >> 8,
  605. s->csr[11] & 0xff, s->csr[11] >> 8
  606. };
  607. int index = lnc_mchash(hdr->ether_dhost) >> 26;
  608. return !!(ladr[index >> 3] & (1 << (index & 7)));
  609. }
  610. return 0;
  611. }
  612. static inline hwaddr pcnet_rdra_addr(PCNetState *s, int idx)
  613. {
  614. while (idx < 1) idx += CSR_RCVRL(s);
  615. return s->rdra + ((CSR_RCVRL(s) - idx) * (BCR_SWSTYLE(s) ? 16 : 8));
  616. }
  617. static inline int64_t pcnet_get_next_poll_time(PCNetState *s, int64_t current_time)
  618. {
  619. int64_t next_time = current_time +
  620. muldiv64(65536 - (CSR_SPND(s) ? 0 : CSR_POLL(s)),
  621. get_ticks_per_sec(), 33000000L);
  622. if (next_time <= current_time)
  623. next_time = current_time + 1;
  624. return next_time;
  625. }
  626. static void pcnet_poll(PCNetState *s);
  627. static void pcnet_poll_timer(void *opaque);
  628. static uint32_t pcnet_csr_readw(PCNetState *s, uint32_t rap);
  629. static void pcnet_csr_writew(PCNetState *s, uint32_t rap, uint32_t new_value);
  630. static void pcnet_bcr_writew(PCNetState *s, uint32_t rap, uint32_t val);
  631. static void pcnet_s_reset(PCNetState *s)
  632. {
  633. #ifdef PCNET_DEBUG
  634. printf("pcnet_s_reset\n");
  635. #endif
  636. s->rdra = 0;
  637. s->tdra = 0;
  638. s->rap = 0;
  639. s->bcr[BCR_BSBC] &= ~0x0080;
  640. s->csr[0] = 0x0004;
  641. s->csr[3] = 0x0000;
  642. s->csr[4] = 0x0115;
  643. s->csr[5] = 0x0000;
  644. s->csr[6] = 0x0000;
  645. s->csr[8] = 0;
  646. s->csr[9] = 0;
  647. s->csr[10] = 0;
  648. s->csr[11] = 0;
  649. s->csr[12] = le16_to_cpu(((uint16_t *)&s->prom[0])[0]);
  650. s->csr[13] = le16_to_cpu(((uint16_t *)&s->prom[0])[1]);
  651. s->csr[14] = le16_to_cpu(((uint16_t *)&s->prom[0])[2]);
  652. s->csr[15] &= 0x21c4;
  653. s->csr[72] = 1;
  654. s->csr[74] = 1;
  655. s->csr[76] = 1;
  656. s->csr[78] = 1;
  657. s->csr[80] = 0x1410;
  658. s->csr[88] = 0x1003;
  659. s->csr[89] = 0x0262;
  660. s->csr[94] = 0x0000;
  661. s->csr[100] = 0x0200;
  662. s->csr[103] = 0x0105;
  663. s->csr[103] = 0x0105;
  664. s->csr[112] = 0x0000;
  665. s->csr[114] = 0x0000;
  666. s->csr[122] = 0x0000;
  667. s->csr[124] = 0x0000;
  668. s->tx_busy = 0;
  669. }
  670. static void pcnet_update_irq(PCNetState *s)
  671. {
  672. int isr = 0;
  673. s->csr[0] &= ~0x0080;
  674. #if 1
  675. if (((s->csr[0] & ~s->csr[3]) & 0x5f00) ||
  676. (((s->csr[4]>>1) & ~s->csr[4]) & 0x0115) ||
  677. (((s->csr[5]>>1) & s->csr[5]) & 0x0048))
  678. #else
  679. if ((!(s->csr[3] & 0x4000) && !!(s->csr[0] & 0x4000)) /* BABL */ ||
  680. (!(s->csr[3] & 0x1000) && !!(s->csr[0] & 0x1000)) /* MISS */ ||
  681. (!(s->csr[3] & 0x0100) && !!(s->csr[0] & 0x0100)) /* IDON */ ||
  682. (!(s->csr[3] & 0x0200) && !!(s->csr[0] & 0x0200)) /* TINT */ ||
  683. (!(s->csr[3] & 0x0400) && !!(s->csr[0] & 0x0400)) /* RINT */ ||
  684. (!(s->csr[3] & 0x0800) && !!(s->csr[0] & 0x0800)) /* MERR */ ||
  685. (!(s->csr[4] & 0x0001) && !!(s->csr[4] & 0x0002)) /* JAB */ ||
  686. (!(s->csr[4] & 0x0004) && !!(s->csr[4] & 0x0008)) /* TXSTRT */ ||
  687. (!(s->csr[4] & 0x0010) && !!(s->csr[4] & 0x0020)) /* RCVO */ ||
  688. (!(s->csr[4] & 0x0100) && !!(s->csr[4] & 0x0200)) /* MFCO */ ||
  689. (!!(s->csr[5] & 0x0040) && !!(s->csr[5] & 0x0080)) /* EXDINT */ ||
  690. (!!(s->csr[5] & 0x0008) && !!(s->csr[5] & 0x0010)) /* MPINT */)
  691. #endif
  692. {
  693. isr = CSR_INEA(s);
  694. s->csr[0] |= 0x0080;
  695. }
  696. if (!!(s->csr[4] & 0x0080) && CSR_INEA(s)) { /* UINT */
  697. s->csr[4] &= ~0x0080;
  698. s->csr[4] |= 0x0040;
  699. s->csr[0] |= 0x0080;
  700. isr = 1;
  701. #ifdef PCNET_DEBUG
  702. printf("pcnet user int\n");
  703. #endif
  704. }
  705. #if 1
  706. if (((s->csr[5]>>1) & s->csr[5]) & 0x0500)
  707. #else
  708. if ((!!(s->csr[5] & 0x0400) && !!(s->csr[5] & 0x0800)) /* SINT */ ||
  709. (!!(s->csr[5] & 0x0100) && !!(s->csr[5] & 0x0200)) /* SLPINT */ )
  710. #endif
  711. {
  712. isr = 1;
  713. s->csr[0] |= 0x0080;
  714. }
  715. if (isr != s->isr) {
  716. #ifdef PCNET_DEBUG
  717. printf("pcnet: INTA=%d\n", isr);
  718. #endif
  719. }
  720. qemu_set_irq(s->irq, isr);
  721. s->isr = isr;
  722. }
  723. static void pcnet_init(PCNetState *s)
  724. {
  725. int rlen, tlen;
  726. uint16_t padr[3], ladrf[4], mode;
  727. uint32_t rdra, tdra;
  728. #ifdef PCNET_DEBUG
  729. printf("pcnet_init init_addr=0x%08x\n", PHYSADDR(s,CSR_IADR(s)));
  730. #endif
  731. if (BCR_SSIZE32(s)) {
  732. struct pcnet_initblk32 initblk;
  733. s->phys_mem_read(s->dma_opaque, PHYSADDR(s,CSR_IADR(s)),
  734. (uint8_t *)&initblk, sizeof(initblk), 0);
  735. mode = le16_to_cpu(initblk.mode);
  736. rlen = initblk.rlen >> 4;
  737. tlen = initblk.tlen >> 4;
  738. ladrf[0] = le16_to_cpu(initblk.ladrf[0]);
  739. ladrf[1] = le16_to_cpu(initblk.ladrf[1]);
  740. ladrf[2] = le16_to_cpu(initblk.ladrf[2]);
  741. ladrf[3] = le16_to_cpu(initblk.ladrf[3]);
  742. padr[0] = le16_to_cpu(initblk.padr[0]);
  743. padr[1] = le16_to_cpu(initblk.padr[1]);
  744. padr[2] = le16_to_cpu(initblk.padr[2]);
  745. rdra = le32_to_cpu(initblk.rdra);
  746. tdra = le32_to_cpu(initblk.tdra);
  747. } else {
  748. struct pcnet_initblk16 initblk;
  749. s->phys_mem_read(s->dma_opaque, PHYSADDR(s,CSR_IADR(s)),
  750. (uint8_t *)&initblk, sizeof(initblk), 0);
  751. mode = le16_to_cpu(initblk.mode);
  752. ladrf[0] = le16_to_cpu(initblk.ladrf[0]);
  753. ladrf[1] = le16_to_cpu(initblk.ladrf[1]);
  754. ladrf[2] = le16_to_cpu(initblk.ladrf[2]);
  755. ladrf[3] = le16_to_cpu(initblk.ladrf[3]);
  756. padr[0] = le16_to_cpu(initblk.padr[0]);
  757. padr[1] = le16_to_cpu(initblk.padr[1]);
  758. padr[2] = le16_to_cpu(initblk.padr[2]);
  759. rdra = le32_to_cpu(initblk.rdra);
  760. tdra = le32_to_cpu(initblk.tdra);
  761. rlen = rdra >> 29;
  762. tlen = tdra >> 29;
  763. rdra &= 0x00ffffff;
  764. tdra &= 0x00ffffff;
  765. }
  766. #if defined(PCNET_DEBUG)
  767. printf("rlen=%d tlen=%d\n", rlen, tlen);
  768. #endif
  769. CSR_RCVRL(s) = (rlen < 9) ? (1 << rlen) : 512;
  770. CSR_XMTRL(s) = (tlen < 9) ? (1 << tlen) : 512;
  771. s->csr[ 6] = (tlen << 12) | (rlen << 8);
  772. s->csr[15] = mode;
  773. s->csr[ 8] = ladrf[0];
  774. s->csr[ 9] = ladrf[1];
  775. s->csr[10] = ladrf[2];
  776. s->csr[11] = ladrf[3];
  777. s->csr[12] = padr[0];
  778. s->csr[13] = padr[1];
  779. s->csr[14] = padr[2];
  780. s->rdra = PHYSADDR(s, rdra);
  781. s->tdra = PHYSADDR(s, tdra);
  782. CSR_RCVRC(s) = CSR_RCVRL(s);
  783. CSR_XMTRC(s) = CSR_XMTRL(s);
  784. #ifdef PCNET_DEBUG
  785. printf("pcnet ss32=%d rdra=0x%08x[%d] tdra=0x%08x[%d]\n",
  786. BCR_SSIZE32(s),
  787. s->rdra, CSR_RCVRL(s), s->tdra, CSR_XMTRL(s));
  788. #endif
  789. s->csr[0] |= 0x0101;
  790. s->csr[0] &= ~0x0004; /* clear STOP bit */
  791. }
  792. static void pcnet_start(PCNetState *s)
  793. {
  794. #ifdef PCNET_DEBUG
  795. printf("pcnet_start\n");
  796. #endif
  797. if (!CSR_DTX(s))
  798. s->csr[0] |= 0x0010; /* set TXON */
  799. if (!CSR_DRX(s))
  800. s->csr[0] |= 0x0020; /* set RXON */
  801. s->csr[0] &= ~0x0004; /* clear STOP bit */
  802. s->csr[0] |= 0x0002;
  803. pcnet_poll_timer(s);
  804. }
  805. static void pcnet_stop(PCNetState *s)
  806. {
  807. #ifdef PCNET_DEBUG
  808. printf("pcnet_stop\n");
  809. #endif
  810. s->csr[0] &= ~0xffeb;
  811. s->csr[0] |= 0x0014;
  812. s->csr[4] &= ~0x02c2;
  813. s->csr[5] &= ~0x0011;
  814. pcnet_poll_timer(s);
  815. }
  816. static void pcnet_rdte_poll(PCNetState *s)
  817. {
  818. s->csr[28] = s->csr[29] = 0;
  819. if (s->rdra) {
  820. int bad = 0;
  821. #if 1
  822. hwaddr crda = pcnet_rdra_addr(s, CSR_RCVRC(s));
  823. hwaddr nrda = pcnet_rdra_addr(s, -1 + CSR_RCVRC(s));
  824. hwaddr nnrd = pcnet_rdra_addr(s, -2 + CSR_RCVRC(s));
  825. #else
  826. hwaddr crda = s->rdra +
  827. (CSR_RCVRL(s) - CSR_RCVRC(s)) *
  828. (BCR_SWSTYLE(s) ? 16 : 8 );
  829. int nrdc = CSR_RCVRC(s)<=1 ? CSR_RCVRL(s) : CSR_RCVRC(s)-1;
  830. hwaddr nrda = s->rdra +
  831. (CSR_RCVRL(s) - nrdc) *
  832. (BCR_SWSTYLE(s) ? 16 : 8 );
  833. int nnrc = nrdc<=1 ? CSR_RCVRL(s) : nrdc-1;
  834. hwaddr nnrd = s->rdra +
  835. (CSR_RCVRL(s) - nnrc) *
  836. (BCR_SWSTYLE(s) ? 16 : 8 );
  837. #endif
  838. CHECK_RMD(crda, bad);
  839. if (!bad) {
  840. CHECK_RMD(nrda, bad);
  841. if (bad || (nrda == crda)) nrda = 0;
  842. CHECK_RMD(nnrd, bad);
  843. if (bad || (nnrd == crda)) nnrd = 0;
  844. s->csr[28] = crda & 0xffff;
  845. s->csr[29] = crda >> 16;
  846. s->csr[26] = nrda & 0xffff;
  847. s->csr[27] = nrda >> 16;
  848. s->csr[36] = nnrd & 0xffff;
  849. s->csr[37] = nnrd >> 16;
  850. #ifdef PCNET_DEBUG
  851. if (bad) {
  852. printf("pcnet: BAD RMD RECORDS AFTER 0x" TARGET_FMT_plx "\n",
  853. crda);
  854. }
  855. } else {
  856. printf("pcnet: BAD RMD RDA=0x" TARGET_FMT_plx "\n",
  857. crda);
  858. #endif
  859. }
  860. }
  861. if (CSR_CRDA(s)) {
  862. struct pcnet_RMD rmd;
  863. RMDLOAD(&rmd, PHYSADDR(s,CSR_CRDA(s)));
  864. CSR_CRBC(s) = GET_FIELD(rmd.buf_length, RMDL, BCNT);
  865. CSR_CRST(s) = rmd.status;
  866. #ifdef PCNET_DEBUG_RMD_X
  867. printf("CRDA=0x%08x CRST=0x%04x RCVRC=%d RMDL=0x%04x RMDS=0x%04x RMDM=0x%08x\n",
  868. PHYSADDR(s,CSR_CRDA(s)), CSR_CRST(s), CSR_RCVRC(s),
  869. rmd.buf_length, rmd.status, rmd.msg_length);
  870. PRINT_RMD(&rmd);
  871. #endif
  872. } else {
  873. CSR_CRBC(s) = CSR_CRST(s) = 0;
  874. }
  875. if (CSR_NRDA(s)) {
  876. struct pcnet_RMD rmd;
  877. RMDLOAD(&rmd, PHYSADDR(s,CSR_NRDA(s)));
  878. CSR_NRBC(s) = GET_FIELD(rmd.buf_length, RMDL, BCNT);
  879. CSR_NRST(s) = rmd.status;
  880. } else {
  881. CSR_NRBC(s) = CSR_NRST(s) = 0;
  882. }
  883. }
  884. static int pcnet_tdte_poll(PCNetState *s)
  885. {
  886. s->csr[34] = s->csr[35] = 0;
  887. if (s->tdra) {
  888. hwaddr cxda = s->tdra +
  889. (CSR_XMTRL(s) - CSR_XMTRC(s)) *
  890. (BCR_SWSTYLE(s) ? 16 : 8);
  891. int bad = 0;
  892. CHECK_TMD(cxda, bad);
  893. if (!bad) {
  894. if (CSR_CXDA(s) != cxda) {
  895. s->csr[60] = s->csr[34];
  896. s->csr[61] = s->csr[35];
  897. s->csr[62] = CSR_CXBC(s);
  898. s->csr[63] = CSR_CXST(s);
  899. }
  900. s->csr[34] = cxda & 0xffff;
  901. s->csr[35] = cxda >> 16;
  902. #ifdef PCNET_DEBUG_X
  903. printf("pcnet: BAD TMD XDA=0x%08x\n", cxda);
  904. #endif
  905. }
  906. }
  907. if (CSR_CXDA(s)) {
  908. struct pcnet_TMD tmd;
  909. TMDLOAD(&tmd, PHYSADDR(s,CSR_CXDA(s)));
  910. CSR_CXBC(s) = GET_FIELD(tmd.length, TMDL, BCNT);
  911. CSR_CXST(s) = tmd.status;
  912. } else {
  913. CSR_CXBC(s) = CSR_CXST(s) = 0;
  914. }
  915. return !!(CSR_CXST(s) & 0x8000);
  916. }
  917. int pcnet_can_receive(NetClientState *nc)
  918. {
  919. PCNetState *s = qemu_get_nic_opaque(nc);
  920. if (CSR_STOP(s) || CSR_SPND(s))
  921. return 0;
  922. return sizeof(s->buffer)-16;
  923. }
  924. #define MIN_BUF_SIZE 60
  925. ssize_t pcnet_receive(NetClientState *nc, const uint8_t *buf, size_t size_)
  926. {
  927. PCNetState *s = qemu_get_nic_opaque(nc);
  928. int is_padr = 0, is_bcast = 0, is_ladr = 0;
  929. uint8_t buf1[60];
  930. int remaining;
  931. int crc_err = 0;
  932. int size = size_;
  933. if (CSR_DRX(s) || CSR_STOP(s) || CSR_SPND(s) || !size ||
  934. (CSR_LOOP(s) && !s->looptest)) {
  935. return -1;
  936. }
  937. #ifdef PCNET_DEBUG
  938. printf("pcnet_receive size=%d\n", size);
  939. #endif
  940. /* if too small buffer, then expand it */
  941. if (size < MIN_BUF_SIZE) {
  942. memcpy(buf1, buf, size);
  943. memset(buf1 + size, 0, MIN_BUF_SIZE - size);
  944. buf = buf1;
  945. size = MIN_BUF_SIZE;
  946. }
  947. if (CSR_PROM(s)
  948. || (is_padr=padr_match(s, buf, size))
  949. || (is_bcast=padr_bcast(s, buf, size))
  950. || (is_ladr=ladr_match(s, buf, size))) {
  951. pcnet_rdte_poll(s);
  952. if (!(CSR_CRST(s) & 0x8000) && s->rdra) {
  953. struct pcnet_RMD rmd;
  954. int rcvrc = CSR_RCVRC(s)-1,i;
  955. hwaddr nrda;
  956. for (i = CSR_RCVRL(s)-1; i > 0; i--, rcvrc--) {
  957. if (rcvrc <= 1)
  958. rcvrc = CSR_RCVRL(s);
  959. nrda = s->rdra +
  960. (CSR_RCVRL(s) - rcvrc) *
  961. (BCR_SWSTYLE(s) ? 16 : 8 );
  962. RMDLOAD(&rmd, nrda);
  963. if (GET_FIELD(rmd.status, RMDS, OWN)) {
  964. #ifdef PCNET_DEBUG_RMD
  965. printf("pcnet - scan buffer: RCVRC=%d PREV_RCVRC=%d\n",
  966. rcvrc, CSR_RCVRC(s));
  967. #endif
  968. CSR_RCVRC(s) = rcvrc;
  969. pcnet_rdte_poll(s);
  970. break;
  971. }
  972. }
  973. }
  974. if (!(CSR_CRST(s) & 0x8000)) {
  975. #ifdef PCNET_DEBUG_RMD
  976. printf("pcnet - no buffer: RCVRC=%d\n", CSR_RCVRC(s));
  977. #endif
  978. s->csr[0] |= 0x1000; /* Set MISS flag */
  979. CSR_MISSC(s)++;
  980. } else {
  981. uint8_t *src = s->buffer;
  982. hwaddr crda = CSR_CRDA(s);
  983. struct pcnet_RMD rmd;
  984. int pktcount = 0;
  985. if (!s->looptest) {
  986. memcpy(src, buf, size);
  987. /* no need to compute the CRC */
  988. src[size] = 0;
  989. src[size + 1] = 0;
  990. src[size + 2] = 0;
  991. src[size + 3] = 0;
  992. size += 4;
  993. } else if (s->looptest == PCNET_LOOPTEST_CRC ||
  994. !CSR_DXMTFCS(s) || size < MIN_BUF_SIZE+4) {
  995. uint32_t fcs = ~0;
  996. uint8_t *p = src;
  997. while (p != &src[size])
  998. CRC(fcs, *p++);
  999. *(uint32_t *)p = htonl(fcs);
  1000. size += 4;
  1001. } else {
  1002. uint32_t fcs = ~0;
  1003. uint8_t *p = src;
  1004. while (p != &src[size-4])
  1005. CRC(fcs, *p++);
  1006. crc_err = (*(uint32_t *)p != htonl(fcs));
  1007. }
  1008. #ifdef PCNET_DEBUG_MATCH
  1009. PRINT_PKTHDR(buf);
  1010. #endif
  1011. RMDLOAD(&rmd, PHYSADDR(s,crda));
  1012. /*if (!CSR_LAPPEN(s))*/
  1013. SET_FIELD(&rmd.status, RMDS, STP, 1);
  1014. #define PCNET_RECV_STORE() do { \
  1015. int count = MIN(4096 - GET_FIELD(rmd.buf_length, RMDL, BCNT),remaining); \
  1016. hwaddr rbadr = PHYSADDR(s, rmd.rbadr); \
  1017. s->phys_mem_write(s->dma_opaque, rbadr, src, count, CSR_BSWP(s)); \
  1018. src += count; remaining -= count; \
  1019. SET_FIELD(&rmd.status, RMDS, OWN, 0); \
  1020. RMDSTORE(&rmd, PHYSADDR(s,crda)); \
  1021. pktcount++; \
  1022. } while (0)
  1023. remaining = size;
  1024. PCNET_RECV_STORE();
  1025. if ((remaining > 0) && CSR_NRDA(s)) {
  1026. hwaddr nrda = CSR_NRDA(s);
  1027. #ifdef PCNET_DEBUG_RMD
  1028. PRINT_RMD(&rmd);
  1029. #endif
  1030. RMDLOAD(&rmd, PHYSADDR(s,nrda));
  1031. if (GET_FIELD(rmd.status, RMDS, OWN)) {
  1032. crda = nrda;
  1033. PCNET_RECV_STORE();
  1034. #ifdef PCNET_DEBUG_RMD
  1035. PRINT_RMD(&rmd);
  1036. #endif
  1037. if ((remaining > 0) && (nrda=CSR_NNRD(s))) {
  1038. RMDLOAD(&rmd, PHYSADDR(s,nrda));
  1039. if (GET_FIELD(rmd.status, RMDS, OWN)) {
  1040. crda = nrda;
  1041. PCNET_RECV_STORE();
  1042. }
  1043. }
  1044. }
  1045. }
  1046. #undef PCNET_RECV_STORE
  1047. RMDLOAD(&rmd, PHYSADDR(s,crda));
  1048. if (remaining == 0) {
  1049. SET_FIELD(&rmd.msg_length, RMDM, MCNT, size);
  1050. SET_FIELD(&rmd.status, RMDS, ENP, 1);
  1051. SET_FIELD(&rmd.status, RMDS, PAM, !CSR_PROM(s) && is_padr);
  1052. SET_FIELD(&rmd.status, RMDS, LFAM, !CSR_PROM(s) && is_ladr);
  1053. SET_FIELD(&rmd.status, RMDS, BAM, !CSR_PROM(s) && is_bcast);
  1054. if (crc_err) {
  1055. SET_FIELD(&rmd.status, RMDS, CRC, 1);
  1056. SET_FIELD(&rmd.status, RMDS, ERR, 1);
  1057. }
  1058. } else {
  1059. SET_FIELD(&rmd.status, RMDS, OFLO, 1);
  1060. SET_FIELD(&rmd.status, RMDS, BUFF, 1);
  1061. SET_FIELD(&rmd.status, RMDS, ERR, 1);
  1062. }
  1063. RMDSTORE(&rmd, PHYSADDR(s,crda));
  1064. s->csr[0] |= 0x0400;
  1065. #ifdef PCNET_DEBUG
  1066. printf("RCVRC=%d CRDA=0x%08x BLKS=%d\n",
  1067. CSR_RCVRC(s), PHYSADDR(s,CSR_CRDA(s)), pktcount);
  1068. #endif
  1069. #ifdef PCNET_DEBUG_RMD
  1070. PRINT_RMD(&rmd);
  1071. #endif
  1072. while (pktcount--) {
  1073. if (CSR_RCVRC(s) <= 1)
  1074. CSR_RCVRC(s) = CSR_RCVRL(s);
  1075. else
  1076. CSR_RCVRC(s)--;
  1077. }
  1078. pcnet_rdte_poll(s);
  1079. }
  1080. }
  1081. pcnet_poll(s);
  1082. pcnet_update_irq(s);
  1083. return size_;
  1084. }
  1085. void pcnet_set_link_status(NetClientState *nc)
  1086. {
  1087. PCNetState *d = qemu_get_nic_opaque(nc);
  1088. d->lnkst = nc->link_down ? 0 : 0x40;
  1089. }
  1090. static void pcnet_transmit(PCNetState *s)
  1091. {
  1092. hwaddr xmit_cxda = 0;
  1093. int count = CSR_XMTRL(s)-1;
  1094. int add_crc = 0;
  1095. s->xmit_pos = -1;
  1096. if (!CSR_TXON(s)) {
  1097. s->csr[0] &= ~0x0008;
  1098. return;
  1099. }
  1100. s->tx_busy = 1;
  1101. txagain:
  1102. if (pcnet_tdte_poll(s)) {
  1103. struct pcnet_TMD tmd;
  1104. TMDLOAD(&tmd, PHYSADDR(s,CSR_CXDA(s)));
  1105. #ifdef PCNET_DEBUG_TMD
  1106. printf(" TMDLOAD 0x%08x\n", PHYSADDR(s,CSR_CXDA(s)));
  1107. PRINT_TMD(&tmd);
  1108. #endif
  1109. if (GET_FIELD(tmd.status, TMDS, STP)) {
  1110. s->xmit_pos = 0;
  1111. xmit_cxda = PHYSADDR(s,CSR_CXDA(s));
  1112. if (BCR_SWSTYLE(s) != 1)
  1113. add_crc = GET_FIELD(tmd.status, TMDS, ADDFCS);
  1114. }
  1115. if (s->lnkst == 0 &&
  1116. (!CSR_LOOP(s) || (!CSR_INTL(s) && !BCR_TMAULOOP(s)))) {
  1117. SET_FIELD(&tmd.misc, TMDM, LCAR, 1);
  1118. SET_FIELD(&tmd.status, TMDS, ERR, 1);
  1119. SET_FIELD(&tmd.status, TMDS, OWN, 0);
  1120. s->csr[0] |= 0xa000; /* ERR | CERR */
  1121. s->xmit_pos = -1;
  1122. goto txdone;
  1123. }
  1124. if (!GET_FIELD(tmd.status, TMDS, ENP)) {
  1125. int bcnt = 4096 - GET_FIELD(tmd.length, TMDL, BCNT);
  1126. s->phys_mem_read(s->dma_opaque, PHYSADDR(s, tmd.tbadr),
  1127. s->buffer + s->xmit_pos, bcnt, CSR_BSWP(s));
  1128. s->xmit_pos += bcnt;
  1129. } else if (s->xmit_pos >= 0) {
  1130. int bcnt = 4096 - GET_FIELD(tmd.length, TMDL, BCNT);
  1131. s->phys_mem_read(s->dma_opaque, PHYSADDR(s, tmd.tbadr),
  1132. s->buffer + s->xmit_pos, bcnt, CSR_BSWP(s));
  1133. s->xmit_pos += bcnt;
  1134. #ifdef PCNET_DEBUG
  1135. printf("pcnet_transmit size=%d\n", s->xmit_pos);
  1136. #endif
  1137. if (CSR_LOOP(s)) {
  1138. if (BCR_SWSTYLE(s) == 1)
  1139. add_crc = !GET_FIELD(tmd.status, TMDS, NOFCS);
  1140. s->looptest = add_crc ? PCNET_LOOPTEST_CRC : PCNET_LOOPTEST_NOCRC;
  1141. pcnet_receive(qemu_get_queue(s->nic), s->buffer, s->xmit_pos);
  1142. s->looptest = 0;
  1143. } else
  1144. if (s->nic)
  1145. qemu_send_packet(qemu_get_queue(s->nic), s->buffer,
  1146. s->xmit_pos);
  1147. s->csr[0] &= ~0x0008; /* clear TDMD */
  1148. s->csr[4] |= 0x0004; /* set TXSTRT */
  1149. s->xmit_pos = -1;
  1150. }
  1151. txdone:
  1152. SET_FIELD(&tmd.status, TMDS, OWN, 0);
  1153. TMDSTORE(&tmd, PHYSADDR(s,CSR_CXDA(s)));
  1154. if (!CSR_TOKINTD(s) || (CSR_LTINTEN(s) && GET_FIELD(tmd.status, TMDS, LTINT)))
  1155. s->csr[0] |= 0x0200; /* set TINT */
  1156. if (CSR_XMTRC(s)<=1)
  1157. CSR_XMTRC(s) = CSR_XMTRL(s);
  1158. else
  1159. CSR_XMTRC(s)--;
  1160. if (count--)
  1161. goto txagain;
  1162. } else
  1163. if (s->xmit_pos >= 0) {
  1164. struct pcnet_TMD tmd;
  1165. TMDLOAD(&tmd, xmit_cxda);
  1166. SET_FIELD(&tmd.misc, TMDM, BUFF, 1);
  1167. SET_FIELD(&tmd.misc, TMDM, UFLO, 1);
  1168. SET_FIELD(&tmd.status, TMDS, ERR, 1);
  1169. SET_FIELD(&tmd.status, TMDS, OWN, 0);
  1170. TMDSTORE(&tmd, xmit_cxda);
  1171. s->csr[0] |= 0x0200; /* set TINT */
  1172. if (!CSR_DXSUFLO(s)) {
  1173. s->csr[0] &= ~0x0010;
  1174. } else
  1175. if (count--)
  1176. goto txagain;
  1177. }
  1178. s->tx_busy = 0;
  1179. }
  1180. static void pcnet_poll(PCNetState *s)
  1181. {
  1182. if (CSR_RXON(s)) {
  1183. pcnet_rdte_poll(s);
  1184. }
  1185. if (CSR_TDMD(s) ||
  1186. (CSR_TXON(s) && !CSR_DPOLL(s) && pcnet_tdte_poll(s)))
  1187. {
  1188. /* prevent recursion */
  1189. if (s->tx_busy)
  1190. return;
  1191. pcnet_transmit(s);
  1192. }
  1193. }
  1194. static void pcnet_poll_timer(void *opaque)
  1195. {
  1196. PCNetState *s = opaque;
  1197. qemu_del_timer(s->poll_timer);
  1198. if (CSR_TDMD(s)) {
  1199. pcnet_transmit(s);
  1200. }
  1201. pcnet_update_irq(s);
  1202. if (!CSR_STOP(s) && !CSR_SPND(s) && !CSR_DPOLL(s)) {
  1203. uint64_t now = qemu_get_clock_ns(vm_clock) * 33;
  1204. if (!s->timer || !now)
  1205. s->timer = now;
  1206. else {
  1207. uint64_t t = now - s->timer + CSR_POLL(s);
  1208. if (t > 0xffffLL) {
  1209. pcnet_poll(s);
  1210. CSR_POLL(s) = CSR_PINT(s);
  1211. } else
  1212. CSR_POLL(s) = t;
  1213. }
  1214. qemu_mod_timer(s->poll_timer,
  1215. pcnet_get_next_poll_time(s,qemu_get_clock_ns(vm_clock)));
  1216. }
  1217. }
  1218. static void pcnet_csr_writew(PCNetState *s, uint32_t rap, uint32_t new_value)
  1219. {
  1220. uint16_t val = new_value;
  1221. #ifdef PCNET_DEBUG_CSR
  1222. printf("pcnet_csr_writew rap=%d val=0x%04x\n", rap, val);
  1223. #endif
  1224. switch (rap) {
  1225. case 0:
  1226. s->csr[0] &= ~(val & 0x7f00); /* Clear any interrupt flags */
  1227. s->csr[0] = (s->csr[0] & ~0x0040) | (val & 0x0048);
  1228. val = (val & 0x007f) | (s->csr[0] & 0x7f00);
  1229. /* IFF STOP, STRT and INIT are set, clear STRT and INIT */
  1230. if ((val&7) == 7)
  1231. val &= ~3;
  1232. if (!CSR_STOP(s) && (val & 4))
  1233. pcnet_stop(s);
  1234. if (!CSR_INIT(s) && (val & 1))
  1235. pcnet_init(s);
  1236. if (!CSR_STRT(s) && (val & 2))
  1237. pcnet_start(s);
  1238. if (CSR_TDMD(s))
  1239. pcnet_transmit(s);
  1240. return;
  1241. case 1:
  1242. case 2:
  1243. case 8:
  1244. case 9:
  1245. case 10:
  1246. case 11:
  1247. case 12:
  1248. case 13:
  1249. case 14:
  1250. case 15:
  1251. case 18: /* CRBAL */
  1252. case 19: /* CRBAU */
  1253. case 20: /* CXBAL */
  1254. case 21: /* CXBAU */
  1255. case 22: /* NRBAU */
  1256. case 23: /* NRBAU */
  1257. case 24:
  1258. case 25:
  1259. case 26:
  1260. case 27:
  1261. case 28:
  1262. case 29:
  1263. case 30:
  1264. case 31:
  1265. case 32:
  1266. case 33:
  1267. case 34:
  1268. case 35:
  1269. case 36:
  1270. case 37:
  1271. case 38:
  1272. case 39:
  1273. case 40: /* CRBC */
  1274. case 41:
  1275. case 42: /* CXBC */
  1276. case 43:
  1277. case 44:
  1278. case 45:
  1279. case 46: /* POLL */
  1280. case 47: /* POLLINT */
  1281. case 72:
  1282. case 74:
  1283. case 76: /* RCVRL */
  1284. case 78: /* XMTRL */
  1285. case 112:
  1286. if (CSR_STOP(s) || CSR_SPND(s))
  1287. break;
  1288. return;
  1289. case 3:
  1290. break;
  1291. case 4:
  1292. s->csr[4] &= ~(val & 0x026a);
  1293. val &= ~0x026a; val |= s->csr[4] & 0x026a;
  1294. break;
  1295. case 5:
  1296. s->csr[5] &= ~(val & 0x0a90);
  1297. val &= ~0x0a90; val |= s->csr[5] & 0x0a90;
  1298. break;
  1299. case 16:
  1300. pcnet_csr_writew(s,1,val);
  1301. return;
  1302. case 17:
  1303. pcnet_csr_writew(s,2,val);
  1304. return;
  1305. case 58:
  1306. pcnet_bcr_writew(s,BCR_SWS,val);
  1307. break;
  1308. default:
  1309. return;
  1310. }
  1311. s->csr[rap] = val;
  1312. }
  1313. static uint32_t pcnet_csr_readw(PCNetState *s, uint32_t rap)
  1314. {
  1315. uint32_t val;
  1316. switch (rap) {
  1317. case 0:
  1318. pcnet_update_irq(s);
  1319. val = s->csr[0];
  1320. val |= (val & 0x7800) ? 0x8000 : 0;
  1321. break;
  1322. case 16:
  1323. return pcnet_csr_readw(s,1);
  1324. case 17:
  1325. return pcnet_csr_readw(s,2);
  1326. case 58:
  1327. return pcnet_bcr_readw(s,BCR_SWS);
  1328. case 88:
  1329. val = s->csr[89];
  1330. val <<= 16;
  1331. val |= s->csr[88];
  1332. break;
  1333. default:
  1334. val = s->csr[rap];
  1335. }
  1336. #ifdef PCNET_DEBUG_CSR
  1337. printf("pcnet_csr_readw rap=%d val=0x%04x\n", rap, val);
  1338. #endif
  1339. return val;
  1340. }
  1341. static void pcnet_bcr_writew(PCNetState *s, uint32_t rap, uint32_t val)
  1342. {
  1343. rap &= 127;
  1344. #ifdef PCNET_DEBUG_BCR
  1345. printf("pcnet_bcr_writew rap=%d val=0x%04x\n", rap, val);
  1346. #endif
  1347. switch (rap) {
  1348. case BCR_SWS:
  1349. if (!(CSR_STOP(s) || CSR_SPND(s)))
  1350. return;
  1351. val &= ~0x0300;
  1352. switch (val & 0x00ff) {
  1353. case 0:
  1354. val |= 0x0200;
  1355. break;
  1356. case 1:
  1357. val |= 0x0100;
  1358. break;
  1359. case 2:
  1360. case 3:
  1361. val |= 0x0300;
  1362. break;
  1363. default:
  1364. printf("Bad SWSTYLE=0x%02x\n", val & 0xff);
  1365. val = 0x0200;
  1366. break;
  1367. }
  1368. #ifdef PCNET_DEBUG
  1369. printf("BCR_SWS=0x%04x\n", val);
  1370. #endif
  1371. /* fall through */
  1372. case BCR_LNKST:
  1373. case BCR_LED1:
  1374. case BCR_LED2:
  1375. case BCR_LED3:
  1376. case BCR_MC:
  1377. case BCR_FDC:
  1378. case BCR_BSBC:
  1379. case BCR_EECAS:
  1380. case BCR_PLAT:
  1381. s->bcr[rap] = val;
  1382. break;
  1383. default:
  1384. break;
  1385. }
  1386. }
  1387. uint32_t pcnet_bcr_readw(PCNetState *s, uint32_t rap)
  1388. {
  1389. uint32_t val;
  1390. rap &= 127;
  1391. switch (rap) {
  1392. case BCR_LNKST:
  1393. case BCR_LED1:
  1394. case BCR_LED2:
  1395. case BCR_LED3:
  1396. val = s->bcr[rap] & ~0x8000;
  1397. val |= (val & 0x017f & s->lnkst) ? 0x8000 : 0;
  1398. break;
  1399. default:
  1400. val = rap < 32 ? s->bcr[rap] : 0;
  1401. break;
  1402. }
  1403. #ifdef PCNET_DEBUG_BCR
  1404. printf("pcnet_bcr_readw rap=%d val=0x%04x\n", rap, val);
  1405. #endif
  1406. return val;
  1407. }
  1408. void pcnet_h_reset(void *opaque)
  1409. {
  1410. PCNetState *s = opaque;
  1411. s->bcr[BCR_MSRDA] = 0x0005;
  1412. s->bcr[BCR_MSWRA] = 0x0005;
  1413. s->bcr[BCR_MC ] = 0x0002;
  1414. s->bcr[BCR_LNKST] = 0x00c0;
  1415. s->bcr[BCR_LED1 ] = 0x0084;
  1416. s->bcr[BCR_LED2 ] = 0x0088;
  1417. s->bcr[BCR_LED3 ] = 0x0090;
  1418. s->bcr[BCR_FDC ] = 0x0000;
  1419. s->bcr[BCR_BSBC ] = 0x9001;
  1420. s->bcr[BCR_EECAS] = 0x0002;
  1421. s->bcr[BCR_SWS ] = 0x0200;
  1422. s->bcr[BCR_PLAT ] = 0xff06;
  1423. pcnet_s_reset(s);
  1424. pcnet_update_irq(s);
  1425. pcnet_poll_timer(s);
  1426. }
  1427. void pcnet_ioport_writew(void *opaque, uint32_t addr, uint32_t val)
  1428. {
  1429. PCNetState *s = opaque;
  1430. pcnet_poll_timer(s);
  1431. #ifdef PCNET_DEBUG_IO
  1432. printf("pcnet_ioport_writew addr=0x%08x val=0x%04x\n", addr, val);
  1433. #endif
  1434. if (!BCR_DWIO(s)) {
  1435. switch (addr & 0x0f) {
  1436. case 0x00: /* RDP */
  1437. pcnet_csr_writew(s, s->rap, val);
  1438. break;
  1439. case 0x02:
  1440. s->rap = val & 0x7f;
  1441. break;
  1442. case 0x06:
  1443. pcnet_bcr_writew(s, s->rap, val);
  1444. break;
  1445. }
  1446. }
  1447. pcnet_update_irq(s);
  1448. }
  1449. uint32_t pcnet_ioport_readw(void *opaque, uint32_t addr)
  1450. {
  1451. PCNetState *s = opaque;
  1452. uint32_t val = -1;
  1453. pcnet_poll_timer(s);
  1454. if (!BCR_DWIO(s)) {
  1455. switch (addr & 0x0f) {
  1456. case 0x00: /* RDP */
  1457. val = pcnet_csr_readw(s, s->rap);
  1458. break;
  1459. case 0x02:
  1460. val = s->rap;
  1461. break;
  1462. case 0x04:
  1463. pcnet_s_reset(s);
  1464. val = 0;
  1465. break;
  1466. case 0x06:
  1467. val = pcnet_bcr_readw(s, s->rap);
  1468. break;
  1469. }
  1470. }
  1471. pcnet_update_irq(s);
  1472. #ifdef PCNET_DEBUG_IO
  1473. printf("pcnet_ioport_readw addr=0x%08x val=0x%04x\n", addr, val & 0xffff);
  1474. #endif
  1475. return val;
  1476. }
  1477. void pcnet_ioport_writel(void *opaque, uint32_t addr, uint32_t val)
  1478. {
  1479. PCNetState *s = opaque;
  1480. pcnet_poll_timer(s);
  1481. #ifdef PCNET_DEBUG_IO
  1482. printf("pcnet_ioport_writel addr=0x%08x val=0x%08x\n", addr, val);
  1483. #endif
  1484. if (BCR_DWIO(s)) {
  1485. switch (addr & 0x0f) {
  1486. case 0x00: /* RDP */
  1487. pcnet_csr_writew(s, s->rap, val & 0xffff);
  1488. break;
  1489. case 0x04:
  1490. s->rap = val & 0x7f;
  1491. break;
  1492. case 0x0c:
  1493. pcnet_bcr_writew(s, s->rap, val & 0xffff);
  1494. break;
  1495. }
  1496. } else
  1497. if ((addr & 0x0f) == 0) {
  1498. /* switch device to dword i/o mode */
  1499. pcnet_bcr_writew(s, BCR_BSBC, pcnet_bcr_readw(s, BCR_BSBC) | 0x0080);
  1500. #ifdef PCNET_DEBUG_IO
  1501. printf("device switched into dword i/o mode\n");
  1502. #endif
  1503. }
  1504. pcnet_update_irq(s);
  1505. }
  1506. uint32_t pcnet_ioport_readl(void *opaque, uint32_t addr)
  1507. {
  1508. PCNetState *s = opaque;
  1509. uint32_t val = -1;
  1510. pcnet_poll_timer(s);
  1511. if (BCR_DWIO(s)) {
  1512. switch (addr & 0x0f) {
  1513. case 0x00: /* RDP */
  1514. val = pcnet_csr_readw(s, s->rap);
  1515. break;
  1516. case 0x04:
  1517. val = s->rap;
  1518. break;
  1519. case 0x08:
  1520. pcnet_s_reset(s);
  1521. val = 0;
  1522. break;
  1523. case 0x0c:
  1524. val = pcnet_bcr_readw(s, s->rap);
  1525. break;
  1526. }
  1527. }
  1528. pcnet_update_irq(s);
  1529. #ifdef PCNET_DEBUG_IO
  1530. printf("pcnet_ioport_readl addr=0x%08x val=0x%08x\n", addr, val);
  1531. #endif
  1532. return val;
  1533. }
  1534. static bool is_version_2(void *opaque, int version_id)
  1535. {
  1536. return version_id == 2;
  1537. }
  1538. const VMStateDescription vmstate_pcnet = {
  1539. .name = "pcnet",
  1540. .version_id = 3,
  1541. .minimum_version_id = 2,
  1542. .minimum_version_id_old = 2,
  1543. .fields = (VMStateField []) {
  1544. VMSTATE_INT32(rap, PCNetState),
  1545. VMSTATE_INT32(isr, PCNetState),
  1546. VMSTATE_INT32(lnkst, PCNetState),
  1547. VMSTATE_UINT32(rdra, PCNetState),
  1548. VMSTATE_UINT32(tdra, PCNetState),
  1549. VMSTATE_BUFFER(prom, PCNetState),
  1550. VMSTATE_UINT16_ARRAY(csr, PCNetState, 128),
  1551. VMSTATE_UINT16_ARRAY(bcr, PCNetState, 32),
  1552. VMSTATE_UINT64(timer, PCNetState),
  1553. VMSTATE_INT32(xmit_pos, PCNetState),
  1554. VMSTATE_BUFFER(buffer, PCNetState),
  1555. VMSTATE_UNUSED_TEST(is_version_2, 4),
  1556. VMSTATE_INT32(tx_busy, PCNetState),
  1557. VMSTATE_TIMER(poll_timer, PCNetState),
  1558. VMSTATE_END_OF_LIST()
  1559. }
  1560. };
  1561. void pcnet_common_cleanup(PCNetState *d)
  1562. {
  1563. d->nic = NULL;
  1564. }
  1565. int pcnet_common_init(DeviceState *dev, PCNetState *s, NetClientInfo *info)
  1566. {
  1567. int i;
  1568. uint16_t checksum;
  1569. s->poll_timer = qemu_new_timer_ns(vm_clock, pcnet_poll_timer, s);
  1570. qemu_macaddr_default_if_unset(&s->conf.macaddr);
  1571. s->nic = qemu_new_nic(info, &s->conf, object_get_typename(OBJECT(dev)), dev->id, s);
  1572. qemu_format_nic_info_str(qemu_get_queue(s->nic), s->conf.macaddr.a);
  1573. add_boot_device_path(s->conf.bootindex, dev, "/ethernet-phy@0");
  1574. /* Initialize the PROM */
  1575. /*
  1576. Datasheet: http://pdfdata.datasheetsite.com/web/24528/AM79C970A.pdf
  1577. page 95
  1578. */
  1579. memcpy(s->prom, s->conf.macaddr.a, 6);
  1580. /* Reserved Location: must be 00h */
  1581. s->prom[6] = s->prom[7] = 0x00;
  1582. /* Reserved Location: must be 00h */
  1583. s->prom[8] = 0x00;
  1584. /* Hardware ID: must be 11h if compatibility to AMD drivers is desired */
  1585. s->prom[9] = 0x11;
  1586. /* User programmable space, init with 0 */
  1587. s->prom[10] = s->prom[11] = 0x00;
  1588. /* LSByte of two-byte checksum, which is the sum of bytes 00h-0Bh
  1589. and bytes 0Eh and 0Fh, must therefore be initialized with 0! */
  1590. s->prom[12] = s->prom[13] = 0x00;
  1591. /* Must be ASCII W (57h) if compatibility to AMD
  1592. driver software is desired */
  1593. s->prom[14] = s->prom[15] = 0x57;
  1594. for (i = 0, checksum = 0; i < 16; i++) {
  1595. checksum += s->prom[i];
  1596. }
  1597. *(uint16_t *)&s->prom[12] = cpu_to_le16(checksum);
  1598. s->lnkst = 0x40; /* initial link state: up */
  1599. return 0;
  1600. }