pl050.c 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187
  1. /*
  2. * Arm PrimeCell PL050 Keyboard / Mouse Interface
  3. *
  4. * Copyright (c) 2006-2007 CodeSourcery.
  5. * Written by Paul Brook
  6. *
  7. * This code is licensed under the GPL.
  8. */
  9. #include "sysbus.h"
  10. #include "ps2.h"
  11. typedef struct {
  12. SysBusDevice busdev;
  13. void *dev;
  14. uint32_t cr;
  15. uint32_t clk;
  16. uint32_t last;
  17. int pending;
  18. qemu_irq irq;
  19. int is_mouse;
  20. } pl050_state;
  21. static const VMStateDescription vmstate_pl050 = {
  22. .name = "pl050",
  23. .version_id = 1,
  24. .minimum_version_id = 1,
  25. .fields = (VMStateField[]) {
  26. VMSTATE_UINT32(cr, pl050_state),
  27. VMSTATE_UINT32(clk, pl050_state),
  28. VMSTATE_UINT32(last, pl050_state),
  29. VMSTATE_INT32(pending, pl050_state),
  30. VMSTATE_INT32(is_mouse, pl050_state),
  31. VMSTATE_END_OF_LIST()
  32. }
  33. };
  34. #define PL050_TXEMPTY (1 << 6)
  35. #define PL050_TXBUSY (1 << 5)
  36. #define PL050_RXFULL (1 << 4)
  37. #define PL050_RXBUSY (1 << 3)
  38. #define PL050_RXPARITY (1 << 2)
  39. #define PL050_KMIC (1 << 1)
  40. #define PL050_KMID (1 << 0)
  41. static const unsigned char pl050_id[] =
  42. { 0x50, 0x10, 0x04, 0x00, 0x0d, 0xf0, 0x05, 0xb1 };
  43. static void pl050_update(void *opaque, int level)
  44. {
  45. pl050_state *s = (pl050_state *)opaque;
  46. int raise;
  47. s->pending = level;
  48. raise = (s->pending && (s->cr & 0x10) != 0)
  49. || (s->cr & 0x08) != 0;
  50. qemu_set_irq(s->irq, raise);
  51. }
  52. static uint32_t pl050_read(void *opaque, target_phys_addr_t offset)
  53. {
  54. pl050_state *s = (pl050_state *)opaque;
  55. if (offset >= 0xfe0 && offset < 0x1000)
  56. return pl050_id[(offset - 0xfe0) >> 2];
  57. switch (offset >> 2) {
  58. case 0: /* KMICR */
  59. return s->cr;
  60. case 1: /* KMISTAT */
  61. {
  62. uint8_t val;
  63. uint32_t stat;
  64. val = s->last;
  65. val = val ^ (val >> 4);
  66. val = val ^ (val >> 2);
  67. val = (val ^ (val >> 1)) & 1;
  68. stat = PL050_TXEMPTY;
  69. if (val)
  70. stat |= PL050_RXPARITY;
  71. if (s->pending)
  72. stat |= PL050_RXFULL;
  73. return stat;
  74. }
  75. case 2: /* KMIDATA */
  76. if (s->pending)
  77. s->last = ps2_read_data(s->dev);
  78. return s->last;
  79. case 3: /* KMICLKDIV */
  80. return s->clk;
  81. case 4: /* KMIIR */
  82. return s->pending | 2;
  83. default:
  84. hw_error("pl050_read: Bad offset %x\n", (int)offset);
  85. return 0;
  86. }
  87. }
  88. static void pl050_write(void *opaque, target_phys_addr_t offset,
  89. uint32_t value)
  90. {
  91. pl050_state *s = (pl050_state *)opaque;
  92. switch (offset >> 2) {
  93. case 0: /* KMICR */
  94. s->cr = value;
  95. pl050_update(s, s->pending);
  96. /* ??? Need to implement the enable/disable bit. */
  97. break;
  98. case 2: /* KMIDATA */
  99. /* ??? This should toggle the TX interrupt line. */
  100. /* ??? This means kbd/mouse can block each other. */
  101. if (s->is_mouse) {
  102. ps2_write_mouse(s->dev, value);
  103. } else {
  104. ps2_write_keyboard(s->dev, value);
  105. }
  106. break;
  107. case 3: /* KMICLKDIV */
  108. s->clk = value;
  109. return;
  110. default:
  111. hw_error("pl050_write: Bad offset %x\n", (int)offset);
  112. }
  113. }
  114. static CPUReadMemoryFunc * const pl050_readfn[] = {
  115. pl050_read,
  116. pl050_read,
  117. pl050_read
  118. };
  119. static CPUWriteMemoryFunc * const pl050_writefn[] = {
  120. pl050_write,
  121. pl050_write,
  122. pl050_write
  123. };
  124. static int pl050_init(SysBusDevice *dev, int is_mouse)
  125. {
  126. pl050_state *s = FROM_SYSBUS(pl050_state, dev);
  127. int iomemtype;
  128. iomemtype = cpu_register_io_memory(pl050_readfn,
  129. pl050_writefn, s,
  130. DEVICE_NATIVE_ENDIAN);
  131. sysbus_init_mmio(dev, 0x1000, iomemtype);
  132. sysbus_init_irq(dev, &s->irq);
  133. s->is_mouse = is_mouse;
  134. if (s->is_mouse)
  135. s->dev = ps2_mouse_init(pl050_update, s);
  136. else
  137. s->dev = ps2_kbd_init(pl050_update, s);
  138. return 0;
  139. }
  140. static int pl050_init_keyboard(SysBusDevice *dev)
  141. {
  142. return pl050_init(dev, 0);
  143. }
  144. static int pl050_init_mouse(SysBusDevice *dev)
  145. {
  146. return pl050_init(dev, 1);
  147. }
  148. static SysBusDeviceInfo pl050_kbd_info = {
  149. .init = pl050_init_keyboard,
  150. .qdev.name = "pl050_keyboard",
  151. .qdev.size = sizeof(pl050_state),
  152. .qdev.vmsd = &vmstate_pl050,
  153. };
  154. static SysBusDeviceInfo pl050_mouse_info = {
  155. .init = pl050_init_mouse,
  156. .qdev.name = "pl050_mouse",
  157. .qdev.size = sizeof(pl050_state),
  158. .qdev.vmsd = &vmstate_pl050,
  159. };
  160. static void pl050_register_devices(void)
  161. {
  162. sysbus_register_withprop(&pl050_kbd_info);
  163. sysbus_register_withprop(&pl050_mouse_info);
  164. }
  165. device_init(pl050_register_devices)