vga_int.h 8.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233
  1. /*
  2. * QEMU internal VGA defines.
  3. *
  4. * Copyright (c) 2003-2004 Fabrice Bellard
  5. *
  6. * Permission is hereby granted, free of charge, to any person obtaining a copy
  7. * of this software and associated documentation files (the "Software"), to deal
  8. * in the Software without restriction, including without limitation the rights
  9. * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  10. * copies of the Software, and to permit persons to whom the Software is
  11. * furnished to do so, subject to the following conditions:
  12. *
  13. * The above copyright notice and this permission notice shall be included in
  14. * all copies or substantial portions of the Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  21. * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  22. * THE SOFTWARE.
  23. */
  24. #include <hw/hw.h>
  25. #define MSR_COLOR_EMULATION 0x01
  26. #define MSR_PAGE_SELECT 0x20
  27. #define ST01_V_RETRACE 0x08
  28. #define ST01_DISP_ENABLE 0x01
  29. /* bochs VBE support */
  30. #define CONFIG_BOCHS_VBE
  31. #define VBE_DISPI_MAX_XRES 1600
  32. #define VBE_DISPI_MAX_YRES 1200
  33. #define VBE_DISPI_MAX_BPP 32
  34. #define VBE_DISPI_INDEX_ID 0x0
  35. #define VBE_DISPI_INDEX_XRES 0x1
  36. #define VBE_DISPI_INDEX_YRES 0x2
  37. #define VBE_DISPI_INDEX_BPP 0x3
  38. #define VBE_DISPI_INDEX_ENABLE 0x4
  39. #define VBE_DISPI_INDEX_BANK 0x5
  40. #define VBE_DISPI_INDEX_VIRT_WIDTH 0x6
  41. #define VBE_DISPI_INDEX_VIRT_HEIGHT 0x7
  42. #define VBE_DISPI_INDEX_X_OFFSET 0x8
  43. #define VBE_DISPI_INDEX_Y_OFFSET 0x9
  44. #define VBE_DISPI_INDEX_NB 0xa /* size of vbe_regs[] */
  45. #define VBE_DISPI_INDEX_VIDEO_MEMORY_64K 0xa /* read-only, not in vbe_regs */
  46. #define VBE_DISPI_ID0 0xB0C0
  47. #define VBE_DISPI_ID1 0xB0C1
  48. #define VBE_DISPI_ID2 0xB0C2
  49. #define VBE_DISPI_ID3 0xB0C3
  50. #define VBE_DISPI_ID4 0xB0C4
  51. #define VBE_DISPI_ID5 0xB0C5
  52. #define VBE_DISPI_DISABLED 0x00
  53. #define VBE_DISPI_ENABLED 0x01
  54. #define VBE_DISPI_GETCAPS 0x02
  55. #define VBE_DISPI_8BIT_DAC 0x20
  56. #define VBE_DISPI_LFB_ENABLED 0x40
  57. #define VBE_DISPI_NOCLEARMEM 0x80
  58. #define VBE_DISPI_LFB_PHYSICAL_ADDRESS 0xE0000000
  59. #ifdef CONFIG_BOCHS_VBE
  60. #define VGA_STATE_COMMON_BOCHS_VBE \
  61. uint16_t vbe_index; \
  62. uint16_t vbe_regs[VBE_DISPI_INDEX_NB]; \
  63. uint32_t vbe_start_addr; \
  64. uint32_t vbe_line_offset; \
  65. uint32_t vbe_bank_mask; \
  66. int vbe_mapped;
  67. #else
  68. #define VGA_STATE_COMMON_BOCHS_VBE
  69. #endif /* !CONFIG_BOCHS_VBE */
  70. #define CH_ATTR_SIZE (160 * 100)
  71. #define VGA_MAX_HEIGHT 2048
  72. struct vga_precise_retrace {
  73. int64_t ticks_per_char;
  74. int64_t total_chars;
  75. int htotal;
  76. int hstart;
  77. int hend;
  78. int vstart;
  79. int vend;
  80. int freq;
  81. };
  82. union vga_retrace {
  83. struct vga_precise_retrace precise;
  84. };
  85. struct VGACommonState;
  86. typedef uint8_t (* vga_retrace_fn)(struct VGACommonState *s);
  87. typedef void (* vga_update_retrace_info_fn)(struct VGACommonState *s);
  88. typedef struct VGACommonState {
  89. uint8_t *vram_ptr;
  90. ram_addr_t vram_offset;
  91. target_phys_addr_t lfb_addr;
  92. target_phys_addr_t lfb_end;
  93. target_phys_addr_t map_addr;
  94. target_phys_addr_t map_end;
  95. uint32_t vram_size;
  96. uint32_t latch;
  97. uint32_t lfb_vram_mapped; /* whether 0xa0000 is mapped as ram */
  98. uint8_t sr_index;
  99. uint8_t sr[256];
  100. uint8_t gr_index;
  101. uint8_t gr[256];
  102. uint8_t ar_index;
  103. uint8_t ar[21];
  104. int ar_flip_flop;
  105. uint8_t cr_index;
  106. uint8_t cr[256]; /* CRT registers */
  107. uint8_t msr; /* Misc Output Register */
  108. uint8_t fcr; /* Feature Control Register */
  109. uint8_t st00; /* status 0 */
  110. uint8_t st01; /* status 1 */
  111. uint8_t dac_state;
  112. uint8_t dac_sub_index;
  113. uint8_t dac_read_index;
  114. uint8_t dac_write_index;
  115. uint8_t dac_cache[3]; /* used when writing */
  116. int dac_8bit;
  117. uint8_t palette[768];
  118. int32_t bank_offset;
  119. int vga_io_memory;
  120. int (*get_bpp)(struct VGACommonState *s);
  121. void (*get_offsets)(struct VGACommonState *s,
  122. uint32_t *pline_offset,
  123. uint32_t *pstart_addr,
  124. uint32_t *pline_compare);
  125. void (*get_resolution)(struct VGACommonState *s,
  126. int *pwidth,
  127. int *pheight);
  128. VGA_STATE_COMMON_BOCHS_VBE
  129. /* display refresh support */
  130. DisplayState *ds;
  131. uint32_t font_offsets[2];
  132. int graphic_mode;
  133. uint8_t shift_control;
  134. uint8_t double_scan;
  135. uint32_t line_offset;
  136. uint32_t line_compare;
  137. uint32_t start_addr;
  138. uint32_t plane_updated;
  139. uint32_t last_line_offset;
  140. uint8_t last_cw, last_ch;
  141. uint32_t last_width, last_height; /* in chars or pixels */
  142. uint32_t last_scr_width, last_scr_height; /* in pixels */
  143. uint32_t last_depth; /* in bits */
  144. uint8_t cursor_start, cursor_end;
  145. uint32_t cursor_offset;
  146. unsigned int (*rgb_to_pixel)(unsigned int r,
  147. unsigned int g, unsigned b);
  148. vga_hw_update_ptr update;
  149. vga_hw_invalidate_ptr invalidate;
  150. vga_hw_screen_dump_ptr screen_dump;
  151. vga_hw_text_update_ptr text_update;
  152. /* hardware mouse cursor support */
  153. uint32_t invalidated_y_table[VGA_MAX_HEIGHT / 32];
  154. void (*cursor_invalidate)(struct VGACommonState *s);
  155. void (*cursor_draw_line)(struct VGACommonState *s, uint8_t *d, int y);
  156. /* tell for each page if it has been updated since the last time */
  157. uint32_t last_palette[256];
  158. uint32_t last_ch_attr[CH_ATTR_SIZE]; /* XXX: make it dynamic */
  159. /* retrace */
  160. vga_retrace_fn retrace;
  161. vga_update_retrace_info_fn update_retrace_info;
  162. union vga_retrace retrace_info;
  163. uint8_t is_vbe_vmstate;
  164. } VGACommonState;
  165. static inline int c6_to_8(int v)
  166. {
  167. int b;
  168. v &= 0x3f;
  169. b = v & 1;
  170. return (v << 2) | (b << 1) | b;
  171. }
  172. void vga_common_init(VGACommonState *s, int vga_ram_size);
  173. void vga_init(VGACommonState *s);
  174. int vga_init_io(VGACommonState *s);
  175. void vga_common_reset(VGACommonState *s);
  176. void vga_dirty_log_start(VGACommonState *s);
  177. void vga_dirty_log_stop(VGACommonState *s);
  178. void vga_dirty_log_restart(VGACommonState *s);
  179. extern const VMStateDescription vmstate_vga_common;
  180. uint32_t vga_ioport_read(void *opaque, uint32_t addr);
  181. void vga_ioport_write(void *opaque, uint32_t addr, uint32_t val);
  182. uint32_t vga_mem_readb(void *opaque, target_phys_addr_t addr);
  183. void vga_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val);
  184. void vga_invalidate_scanlines(VGACommonState *s, int y1, int y2);
  185. int ppm_save(const char *filename, struct DisplaySurface *ds);
  186. void vga_draw_cursor_line_8(uint8_t *d1, const uint8_t *src1,
  187. int poffset, int w,
  188. unsigned int color0, unsigned int color1,
  189. unsigned int color_xor);
  190. void vga_draw_cursor_line_16(uint8_t *d1, const uint8_t *src1,
  191. int poffset, int w,
  192. unsigned int color0, unsigned int color1,
  193. unsigned int color_xor);
  194. void vga_draw_cursor_line_32(uint8_t *d1, const uint8_t *src1,
  195. int poffset, int w,
  196. unsigned int color0, unsigned int color1,
  197. unsigned int color_xor);
  198. int vga_ioport_invalid(VGACommonState *s, uint32_t addr);
  199. void vga_init_vbe(VGACommonState *s);
  200. extern const uint8_t sr_mask[8];
  201. extern const uint8_t gr_mask[16];
  202. #define VGA_RAM_SIZE (8192 * 1024)
  203. #define VGABIOS_FILENAME "vgabios.bin"
  204. #define VGABIOS_CIRRUS_FILENAME "vgabios-cirrus.bin"
  205. extern CPUReadMemoryFunc * const vga_mem_read[3];
  206. extern CPUWriteMemoryFunc * const vga_mem_write[3];