2
0

mips.h 1.1 KB

123456789101112131415161718192021222324252627282930313233343536
  1. #ifndef HW_MIPS_H
  2. #define HW_MIPS_H
  3. /* Definitions for mips board emulation. */
  4. /* gt64xxx.c */
  5. PCIBus *gt64120_register(qemu_irq *pic);
  6. /* bonito.c */
  7. PCIBus *bonito_init(qemu_irq *pic);
  8. /* g364fb.c */
  9. int g364fb_mm_init(target_phys_addr_t vram_base,
  10. target_phys_addr_t ctrl_base, int it_shift,
  11. qemu_irq irq);
  12. /* mipsnet.c */
  13. void mipsnet_init(int base, qemu_irq irq, NICInfo *nd);
  14. /* jazz_led.c */
  15. void jazz_led_init(target_phys_addr_t base);
  16. /* rc4030.c */
  17. typedef struct rc4030DMAState *rc4030_dma;
  18. void rc4030_dma_memory_rw(void *opaque, target_phys_addr_t addr, uint8_t *buf, int len, int is_write);
  19. void rc4030_dma_read(void *dma, uint8_t *buf, int len);
  20. void rc4030_dma_write(void *dma, uint8_t *buf, int len);
  21. void *rc4030_init(qemu_irq timer, qemu_irq jazz_bus,
  22. qemu_irq **irqs, rc4030_dma **dmas);
  23. /* dp8393x.c */
  24. void dp83932_init(NICInfo *nd, target_phys_addr_t base, int it_shift,
  25. qemu_irq irq, void* mem_opaque,
  26. void (*memory_rw)(void *opaque, target_phys_addr_t addr, uint8_t *buf, int len, int is_write));
  27. #endif