mainstone.h 907 B

1234567891011121314151617181920212223242526272829303132333435363738
  1. /*
  2. * PXA270-based Intel Mainstone platforms.
  3. *
  4. * Copyright (c) 2007 by Armin Kuster <akuster@kama-aina.net> or
  5. * <akuster@mvista.com>
  6. *
  7. * This code is licensed under the GNU GPL v2.
  8. */
  9. #ifndef __MAINSTONE_H__
  10. #define __MAINSTONE_H__
  11. /* Device addresses */
  12. #define MST_FPGA_PHYS 0x08000000
  13. #define MST_ETH_PHYS 0x10000300
  14. #define MST_FLASH_0 0x00000000
  15. #define MST_FLASH_1 0x04000000
  16. /* IRQ definitions */
  17. #define MMC_IRQ 0
  18. #define USIM_IRQ 1
  19. #define USBC_IRQ 2
  20. #define ETHERNET_IRQ 3
  21. #define AC97_IRQ 4
  22. #define PEN_IRQ 5
  23. #define MSINS_IRQ 6
  24. #define EXBRD_IRQ 7
  25. #define S0_CD_IRQ 9
  26. #define S0_STSCHG_IRQ 10
  27. #define S0_IRQ 11
  28. #define S1_CD_IRQ 13
  29. #define S1_STSCHG_IRQ 14
  30. #define S1_IRQ 15
  31. extern qemu_irq
  32. *mst_irq_init(struct pxa2xx_state_s *cpu, uint32_t base, int irq);
  33. #endif /* __MAINSTONE_H__ */