dec.c 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163
  1. /*
  2. * QEMU DEC 21154 PCI bridge
  3. *
  4. * Copyright (c) 2006-2007 Fabrice Bellard
  5. * Copyright (c) 2007 Jocelyn Mayer
  6. *
  7. * Permission is hereby granted, free of charge, to any person obtaining a copy
  8. * of this software and associated documentation files (the "Software"), to deal
  9. * in the Software without restriction, including without limitation the rights
  10. * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  11. * copies of the Software, and to permit persons to whom the Software is
  12. * furnished to do so, subject to the following conditions:
  13. *
  14. * The above copyright notice and this permission notice shall be included in
  15. * all copies or substantial portions of the Software.
  16. *
  17. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  19. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  20. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  21. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  22. * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  23. * THE SOFTWARE.
  24. */
  25. #include "qemu/osdep.h"
  26. #include "dec.h"
  27. #include "hw/sysbus.h"
  28. #include "qapi/error.h"
  29. #include "qemu/module.h"
  30. #include "hw/pci/pci.h"
  31. #include "hw/pci/pci_host.h"
  32. #include "hw/pci/pci_bridge.h"
  33. #include "hw/pci/pci_bus.h"
  34. #define DEC_21154(obj) OBJECT_CHECK(DECState, (obj), TYPE_DEC_21154)
  35. typedef struct DECState {
  36. PCIHostState parent_obj;
  37. } DECState;
  38. static int dec_map_irq(PCIDevice *pci_dev, int irq_num)
  39. {
  40. return irq_num;
  41. }
  42. static void dec_pci_bridge_realize(PCIDevice *pci_dev, Error **errp)
  43. {
  44. pci_bridge_initfn(pci_dev, TYPE_PCI_BUS);
  45. }
  46. static void dec_21154_pci_bridge_class_init(ObjectClass *klass, void *data)
  47. {
  48. DeviceClass *dc = DEVICE_CLASS(klass);
  49. PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
  50. set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
  51. k->realize = dec_pci_bridge_realize;
  52. k->exit = pci_bridge_exitfn;
  53. k->vendor_id = PCI_VENDOR_ID_DEC;
  54. k->device_id = PCI_DEVICE_ID_DEC_21154;
  55. k->config_write = pci_bridge_write_config;
  56. k->is_bridge = true;
  57. dc->desc = "DEC 21154 PCI-PCI bridge";
  58. dc->reset = pci_bridge_reset;
  59. dc->vmsd = &vmstate_pci_device;
  60. }
  61. static const TypeInfo dec_21154_pci_bridge_info = {
  62. .name = "dec-21154-p2p-bridge",
  63. .parent = TYPE_PCI_BRIDGE,
  64. .instance_size = sizeof(PCIBridge),
  65. .class_init = dec_21154_pci_bridge_class_init,
  66. .interfaces = (InterfaceInfo[]) {
  67. { INTERFACE_CONVENTIONAL_PCI_DEVICE },
  68. { },
  69. },
  70. };
  71. PCIBus *pci_dec_21154_init(PCIBus *parent_bus, int devfn)
  72. {
  73. PCIDevice *dev;
  74. PCIBridge *br;
  75. dev = pci_new_multifunction(devfn, false, "dec-21154-p2p-bridge");
  76. br = PCI_BRIDGE(dev);
  77. pci_bridge_map_irq(br, "DEC 21154 PCI-PCI bridge", dec_map_irq);
  78. pci_realize_and_unref(dev, parent_bus, &error_fatal);
  79. return pci_bridge_get_sec_bus(br);
  80. }
  81. static void pci_dec_21154_device_realize(DeviceState *dev, Error **errp)
  82. {
  83. PCIHostState *phb;
  84. SysBusDevice *sbd = SYS_BUS_DEVICE(dev);
  85. phb = PCI_HOST_BRIDGE(dev);
  86. memory_region_init_io(&phb->conf_mem, OBJECT(dev), &pci_host_conf_le_ops,
  87. dev, "pci-conf-idx", 0x1000);
  88. memory_region_init_io(&phb->data_mem, OBJECT(dev), &pci_host_data_le_ops,
  89. dev, "pci-data-idx", 0x1000);
  90. sysbus_init_mmio(sbd, &phb->conf_mem);
  91. sysbus_init_mmio(sbd, &phb->data_mem);
  92. }
  93. static void dec_21154_pci_host_realize(PCIDevice *d, Error **errp)
  94. {
  95. /* PCI2PCI bridge same values as PearPC - check this */
  96. }
  97. static void dec_21154_pci_host_class_init(ObjectClass *klass, void *data)
  98. {
  99. PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
  100. DeviceClass *dc = DEVICE_CLASS(klass);
  101. set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
  102. k->realize = dec_21154_pci_host_realize;
  103. k->vendor_id = PCI_VENDOR_ID_DEC;
  104. k->device_id = PCI_DEVICE_ID_DEC_21154;
  105. k->revision = 0x02;
  106. k->class_id = PCI_CLASS_BRIDGE_PCI;
  107. k->is_bridge = true;
  108. /*
  109. * PCI-facing part of the host bridge, not usable without the
  110. * host-facing part, which can't be device_add'ed, yet.
  111. */
  112. dc->user_creatable = false;
  113. }
  114. static const TypeInfo dec_21154_pci_host_info = {
  115. .name = "dec-21154",
  116. .parent = TYPE_PCI_DEVICE,
  117. .instance_size = sizeof(PCIDevice),
  118. .class_init = dec_21154_pci_host_class_init,
  119. .interfaces = (InterfaceInfo[]) {
  120. { INTERFACE_CONVENTIONAL_PCI_DEVICE },
  121. { },
  122. },
  123. };
  124. static void pci_dec_21154_device_class_init(ObjectClass *klass, void *data)
  125. {
  126. DeviceClass *dc = DEVICE_CLASS(klass);
  127. dc->realize = pci_dec_21154_device_realize;
  128. }
  129. static const TypeInfo pci_dec_21154_device_info = {
  130. .name = TYPE_DEC_21154,
  131. .parent = TYPE_PCI_HOST_BRIDGE,
  132. .instance_size = sizeof(DECState),
  133. .class_init = pci_dec_21154_device_class_init,
  134. };
  135. static void dec_register_types(void)
  136. {
  137. type_register_static(&pci_dec_21154_device_info);
  138. type_register_static(&dec_21154_pci_host_info);
  139. type_register_static(&dec_21154_pci_bridge_info);
  140. }
  141. type_init(dec_register_types)