2
0

virtio-gpu-base.c 7.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265
  1. /*
  2. * Virtio GPU Device
  3. *
  4. * Copyright Red Hat, Inc. 2013-2014
  5. *
  6. * Authors:
  7. * Dave Airlie <airlied@redhat.com>
  8. * Gerd Hoffmann <kraxel@redhat.com>
  9. *
  10. * This work is licensed under the terms of the GNU GPL, version 2 or later.
  11. * See the COPYING file in the top-level directory.
  12. */
  13. #include "qemu/osdep.h"
  14. #include "hw/virtio/virtio-gpu.h"
  15. #include "migration/blocker.h"
  16. #include "qapi/error.h"
  17. #include "qemu/error-report.h"
  18. #include "trace.h"
  19. void
  20. virtio_gpu_base_reset(VirtIOGPUBase *g)
  21. {
  22. int i;
  23. g->enable = 0;
  24. g->use_virgl_renderer = false;
  25. for (i = 0; i < g->conf.max_outputs; i++) {
  26. g->scanout[i].resource_id = 0;
  27. g->scanout[i].width = 0;
  28. g->scanout[i].height = 0;
  29. g->scanout[i].x = 0;
  30. g->scanout[i].y = 0;
  31. g->scanout[i].ds = NULL;
  32. }
  33. }
  34. void
  35. virtio_gpu_base_fill_display_info(VirtIOGPUBase *g,
  36. struct virtio_gpu_resp_display_info *dpy_info)
  37. {
  38. int i;
  39. for (i = 0; i < g->conf.max_outputs; i++) {
  40. if (g->enabled_output_bitmask & (1 << i)) {
  41. dpy_info->pmodes[i].enabled = 1;
  42. dpy_info->pmodes[i].r.width = cpu_to_le32(g->req_state[i].width);
  43. dpy_info->pmodes[i].r.height = cpu_to_le32(g->req_state[i].height);
  44. }
  45. }
  46. }
  47. static void virtio_gpu_invalidate_display(void *opaque)
  48. {
  49. }
  50. static void virtio_gpu_update_display(void *opaque)
  51. {
  52. }
  53. static void virtio_gpu_text_update(void *opaque, console_ch_t *chardata)
  54. {
  55. }
  56. static void virtio_gpu_notify_event(VirtIOGPUBase *g, uint32_t event_type)
  57. {
  58. g->virtio_config.events_read |= event_type;
  59. virtio_notify_config(&g->parent_obj);
  60. }
  61. static int virtio_gpu_ui_info(void *opaque, uint32_t idx, QemuUIInfo *info)
  62. {
  63. VirtIOGPUBase *g = opaque;
  64. if (idx >= g->conf.max_outputs) {
  65. return -1;
  66. }
  67. g->req_state[idx].x = info->xoff;
  68. g->req_state[idx].y = info->yoff;
  69. g->req_state[idx].width = info->width;
  70. g->req_state[idx].height = info->height;
  71. if (info->width && info->height) {
  72. g->enabled_output_bitmask |= (1 << idx);
  73. } else {
  74. g->enabled_output_bitmask &= ~(1 << idx);
  75. }
  76. /* send event to guest */
  77. virtio_gpu_notify_event(g, VIRTIO_GPU_EVENT_DISPLAY);
  78. return 0;
  79. }
  80. static void
  81. virtio_gpu_gl_block(void *opaque, bool block)
  82. {
  83. VirtIOGPUBase *g = opaque;
  84. VirtIOGPUBaseClass *vgc = VIRTIO_GPU_BASE_GET_CLASS(g);
  85. if (block) {
  86. g->renderer_blocked++;
  87. } else {
  88. g->renderer_blocked--;
  89. }
  90. assert(g->renderer_blocked >= 0);
  91. if (g->renderer_blocked == 0) {
  92. vgc->gl_unblock(g);
  93. }
  94. }
  95. const GraphicHwOps virtio_gpu_ops = {
  96. .invalidate = virtio_gpu_invalidate_display,
  97. .gfx_update = virtio_gpu_update_display,
  98. .text_update = virtio_gpu_text_update,
  99. .ui_info = virtio_gpu_ui_info,
  100. .gl_block = virtio_gpu_gl_block,
  101. };
  102. bool
  103. virtio_gpu_base_device_realize(DeviceState *qdev,
  104. VirtIOHandleOutput ctrl_cb,
  105. VirtIOHandleOutput cursor_cb,
  106. Error **errp)
  107. {
  108. VirtIODevice *vdev = VIRTIO_DEVICE(qdev);
  109. VirtIOGPUBase *g = VIRTIO_GPU_BASE(qdev);
  110. int i;
  111. if (g->conf.max_outputs > VIRTIO_GPU_MAX_SCANOUTS) {
  112. error_setg(errp, "invalid max_outputs > %d", VIRTIO_GPU_MAX_SCANOUTS);
  113. return false;
  114. }
  115. g->use_virgl_renderer = false;
  116. if (virtio_gpu_virgl_enabled(g->conf)) {
  117. error_setg(&g->migration_blocker, "virgl is not yet migratable");
  118. if (migrate_add_blocker(g->migration_blocker, errp) < 0) {
  119. error_free(g->migration_blocker);
  120. return false;
  121. }
  122. }
  123. g->virtio_config.num_scanouts = cpu_to_le32(g->conf.max_outputs);
  124. virtio_init(VIRTIO_DEVICE(g), "virtio-gpu", VIRTIO_ID_GPU,
  125. sizeof(struct virtio_gpu_config));
  126. if (virtio_gpu_virgl_enabled(g->conf)) {
  127. /* use larger control queue in 3d mode */
  128. virtio_add_queue(vdev, 256, ctrl_cb);
  129. virtio_add_queue(vdev, 16, cursor_cb);
  130. } else {
  131. virtio_add_queue(vdev, 64, ctrl_cb);
  132. virtio_add_queue(vdev, 16, cursor_cb);
  133. }
  134. g->enabled_output_bitmask = 1;
  135. g->req_state[0].width = g->conf.xres;
  136. g->req_state[0].height = g->conf.yres;
  137. for (i = 0; i < g->conf.max_outputs; i++) {
  138. g->scanout[i].con =
  139. graphic_console_init(DEVICE(g), i, &virtio_gpu_ops, g);
  140. if (i > 0) {
  141. dpy_gfx_replace_surface(g->scanout[i].con, NULL);
  142. }
  143. }
  144. return true;
  145. }
  146. static uint64_t
  147. virtio_gpu_base_get_features(VirtIODevice *vdev, uint64_t features,
  148. Error **errp)
  149. {
  150. VirtIOGPUBase *g = VIRTIO_GPU_BASE(vdev);
  151. if (virtio_gpu_virgl_enabled(g->conf)) {
  152. features |= (1 << VIRTIO_GPU_F_VIRGL);
  153. }
  154. if (virtio_gpu_edid_enabled(g->conf)) {
  155. features |= (1 << VIRTIO_GPU_F_EDID);
  156. }
  157. return features;
  158. }
  159. static void
  160. virtio_gpu_base_set_features(VirtIODevice *vdev, uint64_t features)
  161. {
  162. static const uint32_t virgl = (1 << VIRTIO_GPU_F_VIRGL);
  163. VirtIOGPUBase *g = VIRTIO_GPU_BASE(vdev);
  164. g->use_virgl_renderer = ((features & virgl) == virgl);
  165. trace_virtio_gpu_features(g->use_virgl_renderer);
  166. }
  167. static void
  168. virtio_gpu_base_device_unrealize(DeviceState *qdev)
  169. {
  170. VirtIOGPUBase *g = VIRTIO_GPU_BASE(qdev);
  171. if (g->migration_blocker) {
  172. migrate_del_blocker(g->migration_blocker);
  173. error_free(g->migration_blocker);
  174. }
  175. }
  176. static void
  177. virtio_gpu_base_class_init(ObjectClass *klass, void *data)
  178. {
  179. DeviceClass *dc = DEVICE_CLASS(klass);
  180. VirtioDeviceClass *vdc = VIRTIO_DEVICE_CLASS(klass);
  181. vdc->unrealize = virtio_gpu_base_device_unrealize;
  182. vdc->get_features = virtio_gpu_base_get_features;
  183. vdc->set_features = virtio_gpu_base_set_features;
  184. set_bit(DEVICE_CATEGORY_DISPLAY, dc->categories);
  185. dc->hotpluggable = false;
  186. }
  187. static const TypeInfo virtio_gpu_base_info = {
  188. .name = TYPE_VIRTIO_GPU_BASE,
  189. .parent = TYPE_VIRTIO_DEVICE,
  190. .instance_size = sizeof(VirtIOGPUBase),
  191. .class_size = sizeof(VirtIOGPUBaseClass),
  192. .class_init = virtio_gpu_base_class_init,
  193. .abstract = true
  194. };
  195. static void
  196. virtio_register_types(void)
  197. {
  198. type_register_static(&virtio_gpu_base_info);
  199. }
  200. type_init(virtio_register_types)
  201. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_ctrl_hdr) != 24);
  202. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_update_cursor) != 56);
  203. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_resource_unref) != 32);
  204. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_resource_create_2d) != 40);
  205. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_set_scanout) != 48);
  206. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_resource_flush) != 48);
  207. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_transfer_to_host_2d) != 56);
  208. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_mem_entry) != 16);
  209. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_resource_attach_backing) != 32);
  210. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_resource_detach_backing) != 32);
  211. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_resp_display_info) != 408);
  212. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_transfer_host_3d) != 72);
  213. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_resource_create_3d) != 72);
  214. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_ctx_create) != 96);
  215. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_ctx_destroy) != 24);
  216. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_ctx_resource) != 32);
  217. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_cmd_submit) != 32);
  218. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_get_capset_info) != 32);
  219. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_resp_capset_info) != 40);
  220. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_get_capset) != 32);
  221. QEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_resp_capset) != 24);