imx7_ccm.c 8.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279
  1. /*
  2. * Copyright (c) 2018, Impinj, Inc.
  3. *
  4. * i.MX7 CCM, PMU and ANALOG IP blocks emulation code
  5. *
  6. * Author: Andrey Smirnov <andrew.smirnov@gmail.com>
  7. *
  8. * This work is licensed under the terms of the GNU GPL, version 2 or later.
  9. * See the COPYING file in the top-level directory.
  10. */
  11. #include "qemu/osdep.h"
  12. #include "qemu/log.h"
  13. #include "qemu/module.h"
  14. #include "hw/misc/imx7_ccm.h"
  15. #include "migration/vmstate.h"
  16. static void imx7_analog_reset(DeviceState *dev)
  17. {
  18. IMX7AnalogState *s = IMX7_ANALOG(dev);
  19. memset(s->pmu, 0, sizeof(s->pmu));
  20. memset(s->analog, 0, sizeof(s->analog));
  21. s->analog[ANALOG_PLL_ARM] = 0x00002042;
  22. s->analog[ANALOG_PLL_DDR] = 0x0060302c;
  23. s->analog[ANALOG_PLL_DDR_SS] = 0x00000000;
  24. s->analog[ANALOG_PLL_DDR_NUM] = 0x06aaac4d;
  25. s->analog[ANALOG_PLL_DDR_DENOM] = 0x100003ec;
  26. s->analog[ANALOG_PLL_480] = 0x00002000;
  27. s->analog[ANALOG_PLL_480A] = 0x52605a56;
  28. s->analog[ANALOG_PLL_480B] = 0x52525216;
  29. s->analog[ANALOG_PLL_ENET] = 0x00001fc0;
  30. s->analog[ANALOG_PLL_AUDIO] = 0x0001301b;
  31. s->analog[ANALOG_PLL_AUDIO_SS] = 0x00000000;
  32. s->analog[ANALOG_PLL_AUDIO_NUM] = 0x05f5e100;
  33. s->analog[ANALOG_PLL_AUDIO_DENOM] = 0x2964619c;
  34. s->analog[ANALOG_PLL_VIDEO] = 0x0008201b;
  35. s->analog[ANALOG_PLL_VIDEO_SS] = 0x00000000;
  36. s->analog[ANALOG_PLL_VIDEO_NUM] = 0x0000f699;
  37. s->analog[ANALOG_PLL_VIDEO_DENOM] = 0x000f4240;
  38. s->analog[ANALOG_PLL_MISC0] = 0x00000000;
  39. /* all PLLs need to be locked */
  40. s->analog[ANALOG_PLL_ARM] |= ANALOG_PLL_LOCK;
  41. s->analog[ANALOG_PLL_DDR] |= ANALOG_PLL_LOCK;
  42. s->analog[ANALOG_PLL_480] |= ANALOG_PLL_LOCK;
  43. s->analog[ANALOG_PLL_480A] |= ANALOG_PLL_LOCK;
  44. s->analog[ANALOG_PLL_480B] |= ANALOG_PLL_LOCK;
  45. s->analog[ANALOG_PLL_ENET] |= ANALOG_PLL_LOCK;
  46. s->analog[ANALOG_PLL_AUDIO] |= ANALOG_PLL_LOCK;
  47. s->analog[ANALOG_PLL_VIDEO] |= ANALOG_PLL_LOCK;
  48. s->analog[ANALOG_PLL_MISC0] |= ANALOG_PLL_LOCK;
  49. /*
  50. * Since I couldn't find any info about this in the reference
  51. * manual the value of this register is based strictly on matching
  52. * what Linux kernel expects it to be.
  53. */
  54. s->analog[ANALOG_DIGPROG] = 0x720000;
  55. /*
  56. * Set revision to be 1.0 (Arbitrary choice, no particular
  57. * reason).
  58. */
  59. s->analog[ANALOG_DIGPROG] |= 0x000010;
  60. }
  61. static void imx7_ccm_reset(DeviceState *dev)
  62. {
  63. IMX7CCMState *s = IMX7_CCM(dev);
  64. memset(s->ccm, 0, sizeof(s->ccm));
  65. }
  66. #define CCM_INDEX(offset) (((offset) & ~(hwaddr)0xF) / sizeof(uint32_t))
  67. #define CCM_BITOP(offset) ((offset) & (hwaddr)0xF)
  68. enum {
  69. CCM_BITOP_NONE = 0x00,
  70. CCM_BITOP_SET = 0x04,
  71. CCM_BITOP_CLR = 0x08,
  72. CCM_BITOP_TOG = 0x0C,
  73. };
  74. static uint64_t imx7_set_clr_tog_read(void *opaque, hwaddr offset,
  75. unsigned size)
  76. {
  77. const uint32_t *mmio = opaque;
  78. return mmio[CCM_INDEX(offset)];
  79. }
  80. static void imx7_set_clr_tog_write(void *opaque, hwaddr offset,
  81. uint64_t value, unsigned size)
  82. {
  83. const uint8_t bitop = CCM_BITOP(offset);
  84. const uint32_t index = CCM_INDEX(offset);
  85. uint32_t *mmio = opaque;
  86. switch (bitop) {
  87. case CCM_BITOP_NONE:
  88. mmio[index] = value;
  89. break;
  90. case CCM_BITOP_SET:
  91. mmio[index] |= value;
  92. break;
  93. case CCM_BITOP_CLR:
  94. mmio[index] &= ~value;
  95. break;
  96. case CCM_BITOP_TOG:
  97. mmio[index] ^= value;
  98. break;
  99. };
  100. }
  101. static const struct MemoryRegionOps imx7_set_clr_tog_ops = {
  102. .read = imx7_set_clr_tog_read,
  103. .write = imx7_set_clr_tog_write,
  104. .endianness = DEVICE_NATIVE_ENDIAN,
  105. .impl = {
  106. /*
  107. * Our device would not work correctly if the guest was doing
  108. * unaligned access. This might not be a limitation on the real
  109. * device but in practice there is no reason for a guest to access
  110. * this device unaligned.
  111. */
  112. .min_access_size = 4,
  113. .max_access_size = 4,
  114. .unaligned = false,
  115. },
  116. };
  117. static const struct MemoryRegionOps imx7_digprog_ops = {
  118. .read = imx7_set_clr_tog_read,
  119. .endianness = DEVICE_NATIVE_ENDIAN,
  120. .impl = {
  121. .min_access_size = 4,
  122. .max_access_size = 4,
  123. .unaligned = false,
  124. },
  125. };
  126. static void imx7_ccm_init(Object *obj)
  127. {
  128. SysBusDevice *sd = SYS_BUS_DEVICE(obj);
  129. IMX7CCMState *s = IMX7_CCM(obj);
  130. memory_region_init_io(&s->iomem,
  131. obj,
  132. &imx7_set_clr_tog_ops,
  133. s->ccm,
  134. TYPE_IMX7_CCM ".ccm",
  135. sizeof(s->ccm));
  136. sysbus_init_mmio(sd, &s->iomem);
  137. }
  138. static void imx7_analog_init(Object *obj)
  139. {
  140. SysBusDevice *sd = SYS_BUS_DEVICE(obj);
  141. IMX7AnalogState *s = IMX7_ANALOG(obj);
  142. memory_region_init(&s->mmio.container, obj, TYPE_IMX7_ANALOG,
  143. 0x10000);
  144. memory_region_init_io(&s->mmio.analog,
  145. obj,
  146. &imx7_set_clr_tog_ops,
  147. s->analog,
  148. TYPE_IMX7_ANALOG,
  149. sizeof(s->analog));
  150. memory_region_add_subregion(&s->mmio.container,
  151. 0x60, &s->mmio.analog);
  152. memory_region_init_io(&s->mmio.pmu,
  153. obj,
  154. &imx7_set_clr_tog_ops,
  155. s->pmu,
  156. TYPE_IMX7_ANALOG ".pmu",
  157. sizeof(s->pmu));
  158. memory_region_add_subregion(&s->mmio.container,
  159. 0x200, &s->mmio.pmu);
  160. memory_region_init_io(&s->mmio.digprog,
  161. obj,
  162. &imx7_digprog_ops,
  163. &s->analog[ANALOG_DIGPROG],
  164. TYPE_IMX7_ANALOG ".digprog",
  165. sizeof(uint32_t));
  166. memory_region_add_subregion_overlap(&s->mmio.container,
  167. 0x800, &s->mmio.digprog, 10);
  168. sysbus_init_mmio(sd, &s->mmio.container);
  169. }
  170. static const VMStateDescription vmstate_imx7_ccm = {
  171. .name = TYPE_IMX7_CCM,
  172. .version_id = 1,
  173. .minimum_version_id = 1,
  174. .fields = (VMStateField[]) {
  175. VMSTATE_UINT32_ARRAY(ccm, IMX7CCMState, CCM_MAX),
  176. VMSTATE_END_OF_LIST()
  177. },
  178. };
  179. static uint32_t imx7_ccm_get_clock_frequency(IMXCCMState *dev, IMXClk clock)
  180. {
  181. /*
  182. * This function is "consumed" by GPT emulation code, however on
  183. * i.MX7 each GPT block can have their own clock root. This means
  184. * that this functions needs somehow to know requester's identity
  185. * and the way to pass it: be it via additional IMXClk constants
  186. * or by adding another argument to this method needs to be
  187. * figured out
  188. */
  189. qemu_log_mask(LOG_GUEST_ERROR, "[%s]%s: Not implemented\n",
  190. TYPE_IMX7_CCM, __func__);
  191. return 0;
  192. }
  193. static void imx7_ccm_class_init(ObjectClass *klass, void *data)
  194. {
  195. DeviceClass *dc = DEVICE_CLASS(klass);
  196. IMXCCMClass *ccm = IMX_CCM_CLASS(klass);
  197. dc->reset = imx7_ccm_reset;
  198. dc->vmsd = &vmstate_imx7_ccm;
  199. dc->desc = "i.MX7 Clock Control Module";
  200. ccm->get_clock_frequency = imx7_ccm_get_clock_frequency;
  201. }
  202. static const TypeInfo imx7_ccm_info = {
  203. .name = TYPE_IMX7_CCM,
  204. .parent = TYPE_IMX_CCM,
  205. .instance_size = sizeof(IMX7CCMState),
  206. .instance_init = imx7_ccm_init,
  207. .class_init = imx7_ccm_class_init,
  208. };
  209. static const VMStateDescription vmstate_imx7_analog = {
  210. .name = TYPE_IMX7_ANALOG,
  211. .version_id = 1,
  212. .minimum_version_id = 1,
  213. .fields = (VMStateField[]) {
  214. VMSTATE_UINT32_ARRAY(analog, IMX7AnalogState, ANALOG_MAX),
  215. VMSTATE_UINT32_ARRAY(pmu, IMX7AnalogState, PMU_MAX),
  216. VMSTATE_END_OF_LIST()
  217. },
  218. };
  219. static void imx7_analog_class_init(ObjectClass *klass, void *data)
  220. {
  221. DeviceClass *dc = DEVICE_CLASS(klass);
  222. dc->reset = imx7_analog_reset;
  223. dc->vmsd = &vmstate_imx7_analog;
  224. dc->desc = "i.MX7 Analog Module";
  225. }
  226. static const TypeInfo imx7_analog_info = {
  227. .name = TYPE_IMX7_ANALOG,
  228. .parent = TYPE_SYS_BUS_DEVICE,
  229. .instance_size = sizeof(IMX7AnalogState),
  230. .instance_init = imx7_analog_init,
  231. .class_init = imx7_analog_class_init,
  232. };
  233. static void imx7_ccm_register_type(void)
  234. {
  235. type_register_static(&imx7_ccm_info);
  236. type_register_static(&imx7_analog_info);
  237. }
  238. type_init(imx7_ccm_register_type)