bcm2835_peripherals.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407
  1. /*
  2. * Raspberry Pi emulation (c) 2012 Gregory Estrade
  3. * Upstreaming code cleanup [including bcm2835_*] (c) 2013 Jan Petrous
  4. *
  5. * Rasperry Pi 2 emulation and refactoring Copyright (c) 2015, Microsoft
  6. * Written by Andrew Baumann
  7. *
  8. * This code is licensed under the GNU GPLv2 and later.
  9. */
  10. #include "qemu/osdep.h"
  11. #include "qapi/error.h"
  12. #include "qemu/module.h"
  13. #include "hw/arm/bcm2835_peripherals.h"
  14. #include "hw/misc/bcm2835_mbox_defs.h"
  15. #include "hw/arm/raspi_platform.h"
  16. #include "sysemu/sysemu.h"
  17. /* Peripheral base address on the VC (GPU) system bus */
  18. #define BCM2835_VC_PERI_BASE 0x7e000000
  19. /* Capabilities for SD controller: no DMA, high-speed, default clocks etc. */
  20. #define BCM2835_SDHC_CAPAREG 0x52134b4
  21. static void create_unimp(BCM2835PeripheralState *ps,
  22. UnimplementedDeviceState *uds,
  23. const char *name, hwaddr ofs, hwaddr size)
  24. {
  25. sysbus_init_child_obj(OBJECT(ps), name, uds,
  26. sizeof(UnimplementedDeviceState),
  27. TYPE_UNIMPLEMENTED_DEVICE);
  28. qdev_prop_set_string(DEVICE(uds), "name", name);
  29. qdev_prop_set_uint64(DEVICE(uds), "size", size);
  30. object_property_set_bool(OBJECT(uds), true, "realized", &error_fatal);
  31. memory_region_add_subregion_overlap(&ps->peri_mr, ofs,
  32. sysbus_mmio_get_region(SYS_BUS_DEVICE(uds), 0), -1000);
  33. }
  34. static void bcm2835_peripherals_init(Object *obj)
  35. {
  36. BCM2835PeripheralState *s = BCM2835_PERIPHERALS(obj);
  37. /* Memory region for peripheral devices, which we export to our parent */
  38. memory_region_init(&s->peri_mr, obj,"bcm2835-peripherals", 0x1000000);
  39. object_property_add_child(obj, "peripheral-io", OBJECT(&s->peri_mr), NULL);
  40. sysbus_init_mmio(SYS_BUS_DEVICE(s), &s->peri_mr);
  41. /* Internal memory region for peripheral bus addresses (not exported) */
  42. memory_region_init(&s->gpu_bus_mr, obj, "bcm2835-gpu", (uint64_t)1 << 32);
  43. object_property_add_child(obj, "gpu-bus", OBJECT(&s->gpu_bus_mr), NULL);
  44. /* Internal memory region for request/response communication with
  45. * mailbox-addressable peripherals (not exported)
  46. */
  47. memory_region_init(&s->mbox_mr, obj, "bcm2835-mbox",
  48. MBOX_CHAN_COUNT << MBOX_AS_CHAN_SHIFT);
  49. /* Interrupt Controller */
  50. sysbus_init_child_obj(obj, "ic", &s->ic, sizeof(s->ic), TYPE_BCM2835_IC);
  51. /* SYS Timer */
  52. sysbus_init_child_obj(obj, "systimer", &s->systmr, sizeof(s->systmr),
  53. TYPE_BCM2835_SYSTIMER);
  54. /* UART0 */
  55. sysbus_init_child_obj(obj, "uart0", &s->uart0, sizeof(s->uart0),
  56. TYPE_PL011);
  57. /* AUX / UART1 */
  58. sysbus_init_child_obj(obj, "aux", &s->aux, sizeof(s->aux),
  59. TYPE_BCM2835_AUX);
  60. /* Mailboxes */
  61. sysbus_init_child_obj(obj, "mbox", &s->mboxes, sizeof(s->mboxes),
  62. TYPE_BCM2835_MBOX);
  63. object_property_add_const_link(OBJECT(&s->mboxes), "mbox-mr",
  64. OBJECT(&s->mbox_mr), &error_abort);
  65. /* Framebuffer */
  66. sysbus_init_child_obj(obj, "fb", &s->fb, sizeof(s->fb), TYPE_BCM2835_FB);
  67. object_property_add_alias(obj, "vcram-size", OBJECT(&s->fb), "vcram-size",
  68. &error_abort);
  69. object_property_add_const_link(OBJECT(&s->fb), "dma-mr",
  70. OBJECT(&s->gpu_bus_mr), &error_abort);
  71. /* Property channel */
  72. sysbus_init_child_obj(obj, "property", &s->property, sizeof(s->property),
  73. TYPE_BCM2835_PROPERTY);
  74. object_property_add_alias(obj, "board-rev", OBJECT(&s->property),
  75. "board-rev", &error_abort);
  76. object_property_add_const_link(OBJECT(&s->property), "fb",
  77. OBJECT(&s->fb), &error_abort);
  78. object_property_add_const_link(OBJECT(&s->property), "dma-mr",
  79. OBJECT(&s->gpu_bus_mr), &error_abort);
  80. /* Random Number Generator */
  81. sysbus_init_child_obj(obj, "rng", &s->rng, sizeof(s->rng),
  82. TYPE_BCM2835_RNG);
  83. /* Extended Mass Media Controller */
  84. sysbus_init_child_obj(obj, "sdhci", &s->sdhci, sizeof(s->sdhci),
  85. TYPE_SYSBUS_SDHCI);
  86. /* SDHOST */
  87. sysbus_init_child_obj(obj, "sdhost", &s->sdhost, sizeof(s->sdhost),
  88. TYPE_BCM2835_SDHOST);
  89. /* DMA Channels */
  90. sysbus_init_child_obj(obj, "dma", &s->dma, sizeof(s->dma),
  91. TYPE_BCM2835_DMA);
  92. object_property_add_const_link(OBJECT(&s->dma), "dma-mr",
  93. OBJECT(&s->gpu_bus_mr), &error_abort);
  94. /* Thermal */
  95. sysbus_init_child_obj(obj, "thermal", &s->thermal, sizeof(s->thermal),
  96. TYPE_BCM2835_THERMAL);
  97. /* GPIO */
  98. sysbus_init_child_obj(obj, "gpio", &s->gpio, sizeof(s->gpio),
  99. TYPE_BCM2835_GPIO);
  100. object_property_add_const_link(OBJECT(&s->gpio), "sdbus-sdhci",
  101. OBJECT(&s->sdhci.sdbus), &error_abort);
  102. object_property_add_const_link(OBJECT(&s->gpio), "sdbus-sdhost",
  103. OBJECT(&s->sdhost.sdbus), &error_abort);
  104. }
  105. static void bcm2835_peripherals_realize(DeviceState *dev, Error **errp)
  106. {
  107. BCM2835PeripheralState *s = BCM2835_PERIPHERALS(dev);
  108. Object *obj;
  109. MemoryRegion *ram;
  110. Error *err = NULL;
  111. uint64_t ram_size, vcram_size;
  112. int n;
  113. obj = object_property_get_link(OBJECT(dev), "ram", &err);
  114. if (obj == NULL) {
  115. error_setg(errp, "%s: required ram link not found: %s",
  116. __func__, error_get_pretty(err));
  117. return;
  118. }
  119. ram = MEMORY_REGION(obj);
  120. ram_size = memory_region_size(ram);
  121. /* Map peripherals and RAM into the GPU address space. */
  122. memory_region_init_alias(&s->peri_mr_alias, OBJECT(s),
  123. "bcm2835-peripherals", &s->peri_mr, 0,
  124. memory_region_size(&s->peri_mr));
  125. memory_region_add_subregion_overlap(&s->gpu_bus_mr, BCM2835_VC_PERI_BASE,
  126. &s->peri_mr_alias, 1);
  127. /* RAM is aliased four times (different cache configurations) on the GPU */
  128. for (n = 0; n < 4; n++) {
  129. memory_region_init_alias(&s->ram_alias[n], OBJECT(s),
  130. "bcm2835-gpu-ram-alias[*]", ram, 0, ram_size);
  131. memory_region_add_subregion_overlap(&s->gpu_bus_mr, (hwaddr)n << 30,
  132. &s->ram_alias[n], 0);
  133. }
  134. /* Interrupt Controller */
  135. object_property_set_bool(OBJECT(&s->ic), true, "realized", &err);
  136. if (err) {
  137. error_propagate(errp, err);
  138. return;
  139. }
  140. memory_region_add_subregion(&s->peri_mr, ARMCTRL_IC_OFFSET,
  141. sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->ic), 0));
  142. sysbus_pass_irq(SYS_BUS_DEVICE(s), SYS_BUS_DEVICE(&s->ic));
  143. /* Sys Timer */
  144. object_property_set_bool(OBJECT(&s->systmr), true, "realized", &err);
  145. if (err) {
  146. error_propagate(errp, err);
  147. return;
  148. }
  149. memory_region_add_subregion(&s->peri_mr, ST_OFFSET,
  150. sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->systmr), 0));
  151. sysbus_connect_irq(SYS_BUS_DEVICE(&s->systmr), 0,
  152. qdev_get_gpio_in_named(DEVICE(&s->ic), BCM2835_IC_ARM_IRQ,
  153. INTERRUPT_ARM_TIMER));
  154. /* UART0 */
  155. qdev_prop_set_chr(DEVICE(&s->uart0), "chardev", serial_hd(0));
  156. object_property_set_bool(OBJECT(&s->uart0), true, "realized", &err);
  157. if (err) {
  158. error_propagate(errp, err);
  159. return;
  160. }
  161. memory_region_add_subregion(&s->peri_mr, UART0_OFFSET,
  162. sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->uart0), 0));
  163. sysbus_connect_irq(SYS_BUS_DEVICE(&s->uart0), 0,
  164. qdev_get_gpio_in_named(DEVICE(&s->ic), BCM2835_IC_GPU_IRQ,
  165. INTERRUPT_UART0));
  166. /* AUX / UART1 */
  167. qdev_prop_set_chr(DEVICE(&s->aux), "chardev", serial_hd(1));
  168. object_property_set_bool(OBJECT(&s->aux), true, "realized", &err);
  169. if (err) {
  170. error_propagate(errp, err);
  171. return;
  172. }
  173. memory_region_add_subregion(&s->peri_mr, AUX_OFFSET,
  174. sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->aux), 0));
  175. sysbus_connect_irq(SYS_BUS_DEVICE(&s->aux), 0,
  176. qdev_get_gpio_in_named(DEVICE(&s->ic), BCM2835_IC_GPU_IRQ,
  177. INTERRUPT_AUX));
  178. /* Mailboxes */
  179. object_property_set_bool(OBJECT(&s->mboxes), true, "realized", &err);
  180. if (err) {
  181. error_propagate(errp, err);
  182. return;
  183. }
  184. memory_region_add_subregion(&s->peri_mr, ARMCTRL_0_SBM_OFFSET,
  185. sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->mboxes), 0));
  186. sysbus_connect_irq(SYS_BUS_DEVICE(&s->mboxes), 0,
  187. qdev_get_gpio_in_named(DEVICE(&s->ic), BCM2835_IC_ARM_IRQ,
  188. INTERRUPT_ARM_MAILBOX));
  189. /* Framebuffer */
  190. vcram_size = object_property_get_uint(OBJECT(s), "vcram-size", &err);
  191. if (err) {
  192. error_propagate(errp, err);
  193. return;
  194. }
  195. object_property_set_uint(OBJECT(&s->fb), ram_size - vcram_size,
  196. "vcram-base", &err);
  197. if (err) {
  198. error_propagate(errp, err);
  199. return;
  200. }
  201. object_property_set_bool(OBJECT(&s->fb), true, "realized", &err);
  202. if (err) {
  203. error_propagate(errp, err);
  204. return;
  205. }
  206. memory_region_add_subregion(&s->mbox_mr, MBOX_CHAN_FB << MBOX_AS_CHAN_SHIFT,
  207. sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->fb), 0));
  208. sysbus_connect_irq(SYS_BUS_DEVICE(&s->fb), 0,
  209. qdev_get_gpio_in(DEVICE(&s->mboxes), MBOX_CHAN_FB));
  210. /* Property channel */
  211. object_property_set_bool(OBJECT(&s->property), true, "realized", &err);
  212. if (err) {
  213. error_propagate(errp, err);
  214. return;
  215. }
  216. memory_region_add_subregion(&s->mbox_mr,
  217. MBOX_CHAN_PROPERTY << MBOX_AS_CHAN_SHIFT,
  218. sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->property), 0));
  219. sysbus_connect_irq(SYS_BUS_DEVICE(&s->property), 0,
  220. qdev_get_gpio_in(DEVICE(&s->mboxes), MBOX_CHAN_PROPERTY));
  221. /* Random Number Generator */
  222. object_property_set_bool(OBJECT(&s->rng), true, "realized", &err);
  223. if (err) {
  224. error_propagate(errp, err);
  225. return;
  226. }
  227. memory_region_add_subregion(&s->peri_mr, RNG_OFFSET,
  228. sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->rng), 0));
  229. /* Extended Mass Media Controller
  230. *
  231. * Compatible with:
  232. * - SD Host Controller Specification Version 3.0 Draft 1.0
  233. * - SDIO Specification Version 3.0
  234. * - MMC Specification Version 4.4
  235. *
  236. * For the exact details please refer to the Arasan documentation:
  237. * SD3.0_Host_AHB_eMMC4.4_Usersguide_ver5.9_jan11_10.pdf
  238. */
  239. object_property_set_uint(OBJECT(&s->sdhci), 3, "sd-spec-version", &err);
  240. object_property_set_uint(OBJECT(&s->sdhci), BCM2835_SDHC_CAPAREG, "capareg",
  241. &err);
  242. object_property_set_bool(OBJECT(&s->sdhci), true, "pending-insert-quirk",
  243. &err);
  244. if (err) {
  245. error_propagate(errp, err);
  246. return;
  247. }
  248. object_property_set_bool(OBJECT(&s->sdhci), true, "realized", &err);
  249. if (err) {
  250. error_propagate(errp, err);
  251. return;
  252. }
  253. memory_region_add_subregion(&s->peri_mr, EMMC1_OFFSET,
  254. sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->sdhci), 0));
  255. sysbus_connect_irq(SYS_BUS_DEVICE(&s->sdhci), 0,
  256. qdev_get_gpio_in_named(DEVICE(&s->ic), BCM2835_IC_GPU_IRQ,
  257. INTERRUPT_ARASANSDIO));
  258. /* SDHOST */
  259. object_property_set_bool(OBJECT(&s->sdhost), true, "realized", &err);
  260. if (err) {
  261. error_propagate(errp, err);
  262. return;
  263. }
  264. memory_region_add_subregion(&s->peri_mr, MMCI0_OFFSET,
  265. sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->sdhost), 0));
  266. sysbus_connect_irq(SYS_BUS_DEVICE(&s->sdhost), 0,
  267. qdev_get_gpio_in_named(DEVICE(&s->ic), BCM2835_IC_GPU_IRQ,
  268. INTERRUPT_SDIO));
  269. /* DMA Channels */
  270. object_property_set_bool(OBJECT(&s->dma), true, "realized", &err);
  271. if (err) {
  272. error_propagate(errp, err);
  273. return;
  274. }
  275. memory_region_add_subregion(&s->peri_mr, DMA_OFFSET,
  276. sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->dma), 0));
  277. memory_region_add_subregion(&s->peri_mr, DMA15_OFFSET,
  278. sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->dma), 1));
  279. for (n = 0; n <= 12; n++) {
  280. sysbus_connect_irq(SYS_BUS_DEVICE(&s->dma), n,
  281. qdev_get_gpio_in_named(DEVICE(&s->ic),
  282. BCM2835_IC_GPU_IRQ,
  283. INTERRUPT_DMA0 + n));
  284. }
  285. /* THERMAL */
  286. object_property_set_bool(OBJECT(&s->thermal), true, "realized", &err);
  287. if (err) {
  288. error_propagate(errp, err);
  289. return;
  290. }
  291. memory_region_add_subregion(&s->peri_mr, THERMAL_OFFSET,
  292. sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->thermal), 0));
  293. /* GPIO */
  294. object_property_set_bool(OBJECT(&s->gpio), true, "realized", &err);
  295. if (err) {
  296. error_propagate(errp, err);
  297. return;
  298. }
  299. memory_region_add_subregion(&s->peri_mr, GPIO_OFFSET,
  300. sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->gpio), 0));
  301. object_property_add_alias(OBJECT(s), "sd-bus", OBJECT(&s->gpio), "sd-bus",
  302. &err);
  303. if (err) {
  304. error_propagate(errp, err);
  305. return;
  306. }
  307. create_unimp(s, &s->armtmr, "bcm2835-sp804", ARMCTRL_TIMER0_1_OFFSET, 0x40);
  308. create_unimp(s, &s->cprman, "bcm2835-cprman", CPRMAN_OFFSET, 0x1000);
  309. create_unimp(s, &s->a2w, "bcm2835-a2w", A2W_OFFSET, 0x1000);
  310. create_unimp(s, &s->i2s, "bcm2835-i2s", I2S_OFFSET, 0x100);
  311. create_unimp(s, &s->smi, "bcm2835-smi", SMI_OFFSET, 0x100);
  312. create_unimp(s, &s->spi[0], "bcm2835-spi0", SPI0_OFFSET, 0x20);
  313. create_unimp(s, &s->bscsl, "bcm2835-spis", BSC_SL_OFFSET, 0x100);
  314. create_unimp(s, &s->i2c[0], "bcm2835-i2c0", BSC0_OFFSET, 0x20);
  315. create_unimp(s, &s->i2c[1], "bcm2835-i2c1", BSC1_OFFSET, 0x20);
  316. create_unimp(s, &s->i2c[2], "bcm2835-i2c2", BSC2_OFFSET, 0x20);
  317. create_unimp(s, &s->otp, "bcm2835-otp", OTP_OFFSET, 0x80);
  318. create_unimp(s, &s->dbus, "bcm2835-dbus", DBUS_OFFSET, 0x8000);
  319. create_unimp(s, &s->ave0, "bcm2835-ave0", AVE0_OFFSET, 0x8000);
  320. create_unimp(s, &s->dwc2, "dwc-usb2", USB_OTG_OFFSET, 0x1000);
  321. create_unimp(s, &s->sdramc, "bcm2835-sdramc", SDRAMC_OFFSET, 0x100);
  322. }
  323. static void bcm2835_peripherals_class_init(ObjectClass *oc, void *data)
  324. {
  325. DeviceClass *dc = DEVICE_CLASS(oc);
  326. dc->realize = bcm2835_peripherals_realize;
  327. }
  328. static const TypeInfo bcm2835_peripherals_type_info = {
  329. .name = TYPE_BCM2835_PERIPHERALS,
  330. .parent = TYPE_SYS_BUS_DEVICE,
  331. .instance_size = sizeof(BCM2835PeripheralState),
  332. .instance_init = bcm2835_peripherals_init,
  333. .class_init = bcm2835_peripherals_class_init,
  334. };
  335. static void bcm2835_peripherals_register_types(void)
  336. {
  337. type_register_static(&bcm2835_peripherals_type_info);
  338. }
  339. type_init(bcm2835_peripherals_register_types)