2
0

sbsa_ec.c 2.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798
  1. /*
  2. * ARM SBSA Reference Platform Embedded Controller
  3. *
  4. * A device to allow PSCI running in the secure side of sbsa-ref machine
  5. * to communicate platform power states to qemu.
  6. *
  7. * Copyright (c) 2020 Nuvia Inc
  8. * Written by Graeme Gregory <graeme@nuviainc.com>
  9. *
  10. * SPDX-License-Identifer: GPL-2.0-or-later
  11. */
  12. #include "qemu/osdep.h"
  13. #include "qemu-common.h"
  14. #include "qemu/log.h"
  15. #include "hw/sysbus.h"
  16. #include "sysemu/runstate.h"
  17. typedef struct {
  18. SysBusDevice parent_obj;
  19. MemoryRegion iomem;
  20. } SECUREECState;
  21. #define TYPE_SBSA_EC "sbsa-ec"
  22. #define SECURE_EC(obj) OBJECT_CHECK(SECUREECState, (obj), TYPE_SBSA_EC)
  23. enum sbsa_ec_powerstates {
  24. SBSA_EC_CMD_POWEROFF = 0x01,
  25. SBSA_EC_CMD_REBOOT = 0x02,
  26. };
  27. static uint64_t sbsa_ec_read(void *opaque, hwaddr offset, unsigned size)
  28. {
  29. /* No use for this currently */
  30. qemu_log_mask(LOG_GUEST_ERROR, "sbsa-ec: no readable registers");
  31. return 0;
  32. }
  33. static void sbsa_ec_write(void *opaque, hwaddr offset,
  34. uint64_t value, unsigned size)
  35. {
  36. if (offset == 0) { /* PSCI machine power command register */
  37. switch (value) {
  38. case SBSA_EC_CMD_POWEROFF:
  39. qemu_system_shutdown_request(SHUTDOWN_CAUSE_GUEST_SHUTDOWN);
  40. break;
  41. case SBSA_EC_CMD_REBOOT:
  42. qemu_system_reset_request(SHUTDOWN_CAUSE_GUEST_RESET);
  43. break;
  44. default:
  45. qemu_log_mask(LOG_GUEST_ERROR,
  46. "sbsa-ec: unknown power command");
  47. }
  48. } else {
  49. qemu_log_mask(LOG_GUEST_ERROR, "sbsa-ec: unknown EC register");
  50. }
  51. }
  52. static const MemoryRegionOps sbsa_ec_ops = {
  53. .read = sbsa_ec_read,
  54. .write = sbsa_ec_write,
  55. .endianness = DEVICE_NATIVE_ENDIAN,
  56. .valid.min_access_size = 4,
  57. .valid.max_access_size = 4,
  58. };
  59. static void sbsa_ec_init(Object *obj)
  60. {
  61. SECUREECState *s = SECURE_EC(obj);
  62. SysBusDevice *dev = SYS_BUS_DEVICE(obj);
  63. memory_region_init_io(&s->iomem, obj, &sbsa_ec_ops, s, "sbsa-ec",
  64. 0x1000);
  65. sysbus_init_mmio(dev, &s->iomem);
  66. }
  67. static void sbsa_ec_class_init(ObjectClass *klass, void *data)
  68. {
  69. DeviceClass *dc = DEVICE_CLASS(klass);
  70. /* No vmstate or reset required: device has no internal state */
  71. dc->user_creatable = false;
  72. }
  73. static const TypeInfo sbsa_ec_info = {
  74. .name = TYPE_SBSA_EC,
  75. .parent = TYPE_SYS_BUS_DEVICE,
  76. .instance_size = sizeof(SECUREECState),
  77. .instance_init = sbsa_ec_init,
  78. .class_init = sbsa_ec_class_init,
  79. };
  80. static void sbsa_ec_register_type(void)
  81. {
  82. type_register_static(&sbsa_ec_info);
  83. }
  84. type_init(sbsa_ec_register_type);