pl050.c 5.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210
  1. /*
  2. * Arm PrimeCell PL050 Keyboard / Mouse Interface
  3. *
  4. * Copyright (c) 2006-2007 CodeSourcery.
  5. * Written by Paul Brook
  6. *
  7. * This code is licensed under the GPL.
  8. */
  9. #include "qemu/osdep.h"
  10. #include "hw/sysbus.h"
  11. #include "migration/vmstate.h"
  12. #include "hw/input/ps2.h"
  13. #include "hw/irq.h"
  14. #include "qemu/log.h"
  15. #include "qemu/module.h"
  16. #include "qom/object.h"
  17. #define TYPE_PL050 "pl050"
  18. OBJECT_DECLARE_SIMPLE_TYPE(PL050State, PL050)
  19. struct PL050State {
  20. SysBusDevice parent_obj;
  21. MemoryRegion iomem;
  22. void *dev;
  23. uint32_t cr;
  24. uint32_t clk;
  25. uint32_t last;
  26. int pending;
  27. qemu_irq irq;
  28. bool is_mouse;
  29. };
  30. static const VMStateDescription vmstate_pl050 = {
  31. .name = "pl050",
  32. .version_id = 2,
  33. .minimum_version_id = 2,
  34. .fields = (VMStateField[]) {
  35. VMSTATE_UINT32(cr, PL050State),
  36. VMSTATE_UINT32(clk, PL050State),
  37. VMSTATE_UINT32(last, PL050State),
  38. VMSTATE_INT32(pending, PL050State),
  39. VMSTATE_END_OF_LIST()
  40. }
  41. };
  42. #define PL050_TXEMPTY (1 << 6)
  43. #define PL050_TXBUSY (1 << 5)
  44. #define PL050_RXFULL (1 << 4)
  45. #define PL050_RXBUSY (1 << 3)
  46. #define PL050_RXPARITY (1 << 2)
  47. #define PL050_KMIC (1 << 1)
  48. #define PL050_KMID (1 << 0)
  49. static const unsigned char pl050_id[] =
  50. { 0x50, 0x10, 0x04, 0x00, 0x0d, 0xf0, 0x05, 0xb1 };
  51. static void pl050_update(void *opaque, int level)
  52. {
  53. PL050State *s = (PL050State *)opaque;
  54. int raise;
  55. s->pending = level;
  56. raise = (s->pending && (s->cr & 0x10) != 0)
  57. || (s->cr & 0x08) != 0;
  58. qemu_set_irq(s->irq, raise);
  59. }
  60. static uint64_t pl050_read(void *opaque, hwaddr offset,
  61. unsigned size)
  62. {
  63. PL050State *s = (PL050State *)opaque;
  64. if (offset >= 0xfe0 && offset < 0x1000)
  65. return pl050_id[(offset - 0xfe0) >> 2];
  66. switch (offset >> 2) {
  67. case 0: /* KMICR */
  68. return s->cr;
  69. case 1: /* KMISTAT */
  70. {
  71. uint8_t val;
  72. uint32_t stat;
  73. val = s->last;
  74. val = val ^ (val >> 4);
  75. val = val ^ (val >> 2);
  76. val = (val ^ (val >> 1)) & 1;
  77. stat = PL050_TXEMPTY;
  78. if (val)
  79. stat |= PL050_RXPARITY;
  80. if (s->pending)
  81. stat |= PL050_RXFULL;
  82. return stat;
  83. }
  84. case 2: /* KMIDATA */
  85. if (s->pending)
  86. s->last = ps2_read_data(s->dev);
  87. return s->last;
  88. case 3: /* KMICLKDIV */
  89. return s->clk;
  90. case 4: /* KMIIR */
  91. return s->pending | 2;
  92. default:
  93. qemu_log_mask(LOG_GUEST_ERROR,
  94. "pl050_read: Bad offset %x\n", (int)offset);
  95. return 0;
  96. }
  97. }
  98. static void pl050_write(void *opaque, hwaddr offset,
  99. uint64_t value, unsigned size)
  100. {
  101. PL050State *s = (PL050State *)opaque;
  102. switch (offset >> 2) {
  103. case 0: /* KMICR */
  104. s->cr = value;
  105. pl050_update(s, s->pending);
  106. /* ??? Need to implement the enable/disable bit. */
  107. break;
  108. case 2: /* KMIDATA */
  109. /* ??? This should toggle the TX interrupt line. */
  110. /* ??? This means kbd/mouse can block each other. */
  111. if (s->is_mouse) {
  112. ps2_write_mouse(s->dev, value);
  113. } else {
  114. ps2_write_keyboard(s->dev, value);
  115. }
  116. break;
  117. case 3: /* KMICLKDIV */
  118. s->clk = value;
  119. return;
  120. default:
  121. qemu_log_mask(LOG_GUEST_ERROR,
  122. "pl050_write: Bad offset %x\n", (int)offset);
  123. }
  124. }
  125. static const MemoryRegionOps pl050_ops = {
  126. .read = pl050_read,
  127. .write = pl050_write,
  128. .endianness = DEVICE_NATIVE_ENDIAN,
  129. };
  130. static void pl050_realize(DeviceState *dev, Error **errp)
  131. {
  132. PL050State *s = PL050(dev);
  133. SysBusDevice *sbd = SYS_BUS_DEVICE(dev);
  134. memory_region_init_io(&s->iomem, OBJECT(s), &pl050_ops, s, "pl050", 0x1000);
  135. sysbus_init_mmio(sbd, &s->iomem);
  136. sysbus_init_irq(sbd, &s->irq);
  137. if (s->is_mouse) {
  138. s->dev = ps2_mouse_init(pl050_update, s);
  139. } else {
  140. s->dev = ps2_kbd_init(pl050_update, s);
  141. }
  142. }
  143. static void pl050_keyboard_init(Object *obj)
  144. {
  145. PL050State *s = PL050(obj);
  146. s->is_mouse = false;
  147. }
  148. static void pl050_mouse_init(Object *obj)
  149. {
  150. PL050State *s = PL050(obj);
  151. s->is_mouse = true;
  152. }
  153. static const TypeInfo pl050_kbd_info = {
  154. .name = "pl050_keyboard",
  155. .parent = TYPE_PL050,
  156. .instance_init = pl050_keyboard_init,
  157. };
  158. static const TypeInfo pl050_mouse_info = {
  159. .name = "pl050_mouse",
  160. .parent = TYPE_PL050,
  161. .instance_init = pl050_mouse_init,
  162. };
  163. static void pl050_class_init(ObjectClass *oc, void *data)
  164. {
  165. DeviceClass *dc = DEVICE_CLASS(oc);
  166. dc->realize = pl050_realize;
  167. dc->vmsd = &vmstate_pl050;
  168. }
  169. static const TypeInfo pl050_type_info = {
  170. .name = TYPE_PL050,
  171. .parent = TYPE_SYS_BUS_DEVICE,
  172. .instance_size = sizeof(PL050State),
  173. .abstract = true,
  174. .class_init = pl050_class_init,
  175. };
  176. static void pl050_register_types(void)
  177. {
  178. type_register_static(&pl050_type_info);
  179. type_register_static(&pl050_kbd_info);
  180. type_register_static(&pl050_mouse_info);
  181. }
  182. type_init(pl050_register_types)