bcm2836.c 6.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213
  1. /*
  2. * Raspberry Pi emulation (c) 2012 Gregory Estrade
  3. * Upstreaming code cleanup [including bcm2835_*] (c) 2013 Jan Petrous
  4. *
  5. * Rasperry Pi 2 emulation and refactoring Copyright (c) 2015, Microsoft
  6. * Written by Andrew Baumann
  7. *
  8. * This code is licensed under the GNU GPLv2 and later.
  9. */
  10. #include "qemu/osdep.h"
  11. #include "qapi/error.h"
  12. #include "qemu/module.h"
  13. #include "cpu.h"
  14. #include "hw/arm/bcm2836.h"
  15. #include "hw/arm/raspi_platform.h"
  16. #include "hw/sysbus.h"
  17. struct BCM283XInfo {
  18. const char *name;
  19. const char *cpu_type;
  20. hwaddr peri_base; /* Peripheral base address seen by the CPU */
  21. hwaddr ctrl_base; /* Interrupt controller and mailboxes etc. */
  22. int clusterid;
  23. };
  24. static const BCM283XInfo bcm283x_socs[] = {
  25. {
  26. .name = TYPE_BCM2836,
  27. .cpu_type = ARM_CPU_TYPE_NAME("cortex-a7"),
  28. .peri_base = 0x3f000000,
  29. .ctrl_base = 0x40000000,
  30. .clusterid = 0xf,
  31. },
  32. #ifdef TARGET_AARCH64
  33. {
  34. .name = TYPE_BCM2837,
  35. .cpu_type = ARM_CPU_TYPE_NAME("cortex-a53"),
  36. .peri_base = 0x3f000000,
  37. .ctrl_base = 0x40000000,
  38. .clusterid = 0x0,
  39. },
  40. #endif
  41. };
  42. static void bcm2836_init(Object *obj)
  43. {
  44. BCM283XState *s = BCM283X(obj);
  45. BCM283XClass *bc = BCM283X_GET_CLASS(obj);
  46. const BCM283XInfo *info = bc->info;
  47. int n;
  48. for (n = 0; n < BCM283X_NCPUS; n++) {
  49. object_initialize_child(obj, "cpu[*]", &s->cpu[n].core,
  50. sizeof(s->cpu[n].core), info->cpu_type,
  51. &error_abort, NULL);
  52. }
  53. sysbus_init_child_obj(obj, "control", &s->control, sizeof(s->control),
  54. TYPE_BCM2836_CONTROL);
  55. sysbus_init_child_obj(obj, "peripherals", &s->peripherals,
  56. sizeof(s->peripherals), TYPE_BCM2835_PERIPHERALS);
  57. object_property_add_alias(obj, "board-rev", OBJECT(&s->peripherals),
  58. "board-rev", &error_abort);
  59. object_property_add_alias(obj, "vcram-size", OBJECT(&s->peripherals),
  60. "vcram-size", &error_abort);
  61. }
  62. static void bcm2836_realize(DeviceState *dev, Error **errp)
  63. {
  64. BCM283XState *s = BCM283X(dev);
  65. BCM283XClass *bc = BCM283X_GET_CLASS(dev);
  66. const BCM283XInfo *info = bc->info;
  67. Object *obj;
  68. Error *err = NULL;
  69. int n;
  70. /* common peripherals from bcm2835 */
  71. obj = object_property_get_link(OBJECT(dev), "ram", &err);
  72. if (obj == NULL) {
  73. error_setg(errp, "%s: required ram link not found: %s",
  74. __func__, error_get_pretty(err));
  75. return;
  76. }
  77. object_property_add_const_link(OBJECT(&s->peripherals), "ram", obj, &err);
  78. if (err) {
  79. error_propagate(errp, err);
  80. return;
  81. }
  82. object_property_set_bool(OBJECT(&s->peripherals), true, "realized", &err);
  83. if (err) {
  84. error_propagate(errp, err);
  85. return;
  86. }
  87. object_property_add_alias(OBJECT(s), "sd-bus", OBJECT(&s->peripherals),
  88. "sd-bus", &err);
  89. if (err) {
  90. error_propagate(errp, err);
  91. return;
  92. }
  93. sysbus_mmio_map_overlap(SYS_BUS_DEVICE(&s->peripherals), 0,
  94. info->peri_base, 1);
  95. /* bcm2836 interrupt controller (and mailboxes, etc.) */
  96. object_property_set_bool(OBJECT(&s->control), true, "realized", &err);
  97. if (err) {
  98. error_propagate(errp, err);
  99. return;
  100. }
  101. sysbus_mmio_map(SYS_BUS_DEVICE(&s->control), 0, info->ctrl_base);
  102. sysbus_connect_irq(SYS_BUS_DEVICE(&s->peripherals), 0,
  103. qdev_get_gpio_in_named(DEVICE(&s->control), "gpu-irq", 0));
  104. sysbus_connect_irq(SYS_BUS_DEVICE(&s->peripherals), 1,
  105. qdev_get_gpio_in_named(DEVICE(&s->control), "gpu-fiq", 0));
  106. for (n = 0; n < BCM283X_NCPUS; n++) {
  107. /* TODO: this should be converted to a property of ARM_CPU */
  108. s->cpu[n].core.mp_affinity = (info->clusterid << 8) | n;
  109. /* set periphbase/CBAR value for CPU-local registers */
  110. object_property_set_int(OBJECT(&s->cpu[n].core),
  111. info->peri_base,
  112. "reset-cbar", &err);
  113. if (err) {
  114. error_propagate(errp, err);
  115. return;
  116. }
  117. /* start powered off if not enabled */
  118. object_property_set_bool(OBJECT(&s->cpu[n].core), n >= s->enabled_cpus,
  119. "start-powered-off", &err);
  120. if (err) {
  121. error_propagate(errp, err);
  122. return;
  123. }
  124. object_property_set_bool(OBJECT(&s->cpu[n].core), true,
  125. "realized", &err);
  126. if (err) {
  127. error_propagate(errp, err);
  128. return;
  129. }
  130. /* Connect irq/fiq outputs from the interrupt controller. */
  131. qdev_connect_gpio_out_named(DEVICE(&s->control), "irq", n,
  132. qdev_get_gpio_in(DEVICE(&s->cpu[n].core), ARM_CPU_IRQ));
  133. qdev_connect_gpio_out_named(DEVICE(&s->control), "fiq", n,
  134. qdev_get_gpio_in(DEVICE(&s->cpu[n].core), ARM_CPU_FIQ));
  135. /* Connect timers from the CPU to the interrupt controller */
  136. qdev_connect_gpio_out(DEVICE(&s->cpu[n].core), GTIMER_PHYS,
  137. qdev_get_gpio_in_named(DEVICE(&s->control), "cntpnsirq", n));
  138. qdev_connect_gpio_out(DEVICE(&s->cpu[n].core), GTIMER_VIRT,
  139. qdev_get_gpio_in_named(DEVICE(&s->control), "cntvirq", n));
  140. qdev_connect_gpio_out(DEVICE(&s->cpu[n].core), GTIMER_HYP,
  141. qdev_get_gpio_in_named(DEVICE(&s->control), "cnthpirq", n));
  142. qdev_connect_gpio_out(DEVICE(&s->cpu[n].core), GTIMER_SEC,
  143. qdev_get_gpio_in_named(DEVICE(&s->control), "cntpsirq", n));
  144. }
  145. }
  146. static Property bcm2836_props[] = {
  147. DEFINE_PROP_UINT32("enabled-cpus", BCM283XState, enabled_cpus,
  148. BCM283X_NCPUS),
  149. DEFINE_PROP_END_OF_LIST()
  150. };
  151. static void bcm283x_class_init(ObjectClass *oc, void *data)
  152. {
  153. DeviceClass *dc = DEVICE_CLASS(oc);
  154. BCM283XClass *bc = BCM283X_CLASS(oc);
  155. bc->info = data;
  156. dc->realize = bcm2836_realize;
  157. dc->props = bcm2836_props;
  158. /* Reason: Must be wired up in code (see raspi_init() function) */
  159. dc->user_creatable = false;
  160. }
  161. static const TypeInfo bcm283x_type_info = {
  162. .name = TYPE_BCM283X,
  163. .parent = TYPE_DEVICE,
  164. .instance_size = sizeof(BCM283XState),
  165. .instance_init = bcm2836_init,
  166. .class_size = sizeof(BCM283XClass),
  167. .abstract = true,
  168. };
  169. static void bcm2836_register_types(void)
  170. {
  171. int i;
  172. type_register_static(&bcm283x_type_info);
  173. for (i = 0; i < ARRAY_SIZE(bcm283x_socs); i++) {
  174. TypeInfo ti = {
  175. .name = bcm283x_socs[i].name,
  176. .parent = TYPE_BCM283X,
  177. .class_init = bcm283x_class_init,
  178. .class_data = (void *) &bcm283x_socs[i],
  179. };
  180. type_register(&ti);
  181. }
  182. }
  183. type_init(bcm2836_register_types)