2
0

apic.c 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209
  1. /*
  2. * KVM in-kernel APIC support
  3. *
  4. * Copyright (c) 2011 Siemens AG
  5. *
  6. * Authors:
  7. * Jan Kiszka <jan.kiszka@siemens.com>
  8. *
  9. * This work is licensed under the terms of the GNU GPL version 2.
  10. * See the COPYING file in the top-level directory.
  11. */
  12. #include "hw/apic_internal.h"
  13. #include "hw/pci/msi.h"
  14. #include "kvm.h"
  15. static inline void kvm_apic_set_reg(struct kvm_lapic_state *kapic,
  16. int reg_id, uint32_t val)
  17. {
  18. *((uint32_t *)(kapic->regs + (reg_id << 4))) = val;
  19. }
  20. static inline uint32_t kvm_apic_get_reg(struct kvm_lapic_state *kapic,
  21. int reg_id)
  22. {
  23. return *((uint32_t *)(kapic->regs + (reg_id << 4)));
  24. }
  25. void kvm_put_apic_state(DeviceState *d, struct kvm_lapic_state *kapic)
  26. {
  27. APICCommonState *s = DO_UPCAST(APICCommonState, busdev.qdev, d);
  28. int i;
  29. memset(kapic, 0, sizeof(*kapic));
  30. kvm_apic_set_reg(kapic, 0x2, s->id << 24);
  31. kvm_apic_set_reg(kapic, 0x8, s->tpr);
  32. kvm_apic_set_reg(kapic, 0xd, s->log_dest << 24);
  33. kvm_apic_set_reg(kapic, 0xe, s->dest_mode << 28 | 0x0fffffff);
  34. kvm_apic_set_reg(kapic, 0xf, s->spurious_vec);
  35. for (i = 0; i < 8; i++) {
  36. kvm_apic_set_reg(kapic, 0x10 + i, s->isr[i]);
  37. kvm_apic_set_reg(kapic, 0x18 + i, s->tmr[i]);
  38. kvm_apic_set_reg(kapic, 0x20 + i, s->irr[i]);
  39. }
  40. kvm_apic_set_reg(kapic, 0x28, s->esr);
  41. kvm_apic_set_reg(kapic, 0x30, s->icr[0]);
  42. kvm_apic_set_reg(kapic, 0x31, s->icr[1]);
  43. for (i = 0; i < APIC_LVT_NB; i++) {
  44. kvm_apic_set_reg(kapic, 0x32 + i, s->lvt[i]);
  45. }
  46. kvm_apic_set_reg(kapic, 0x38, s->initial_count);
  47. kvm_apic_set_reg(kapic, 0x3e, s->divide_conf);
  48. }
  49. void kvm_get_apic_state(DeviceState *d, struct kvm_lapic_state *kapic)
  50. {
  51. APICCommonState *s = DO_UPCAST(APICCommonState, busdev.qdev, d);
  52. int i, v;
  53. s->id = kvm_apic_get_reg(kapic, 0x2) >> 24;
  54. s->tpr = kvm_apic_get_reg(kapic, 0x8);
  55. s->arb_id = kvm_apic_get_reg(kapic, 0x9);
  56. s->log_dest = kvm_apic_get_reg(kapic, 0xd) >> 24;
  57. s->dest_mode = kvm_apic_get_reg(kapic, 0xe) >> 28;
  58. s->spurious_vec = kvm_apic_get_reg(kapic, 0xf);
  59. for (i = 0; i < 8; i++) {
  60. s->isr[i] = kvm_apic_get_reg(kapic, 0x10 + i);
  61. s->tmr[i] = kvm_apic_get_reg(kapic, 0x18 + i);
  62. s->irr[i] = kvm_apic_get_reg(kapic, 0x20 + i);
  63. }
  64. s->esr = kvm_apic_get_reg(kapic, 0x28);
  65. s->icr[0] = kvm_apic_get_reg(kapic, 0x30);
  66. s->icr[1] = kvm_apic_get_reg(kapic, 0x31);
  67. for (i = 0; i < APIC_LVT_NB; i++) {
  68. s->lvt[i] = kvm_apic_get_reg(kapic, 0x32 + i);
  69. }
  70. s->initial_count = kvm_apic_get_reg(kapic, 0x38);
  71. s->divide_conf = kvm_apic_get_reg(kapic, 0x3e);
  72. v = (s->divide_conf & 3) | ((s->divide_conf >> 1) & 4);
  73. s->count_shift = (v + 1) & 7;
  74. s->initial_count_load_time = qemu_get_clock_ns(vm_clock);
  75. apic_next_timer(s, s->initial_count_load_time);
  76. }
  77. static void kvm_apic_set_base(APICCommonState *s, uint64_t val)
  78. {
  79. s->apicbase = val;
  80. }
  81. static void kvm_apic_set_tpr(APICCommonState *s, uint8_t val)
  82. {
  83. s->tpr = (val & 0x0f) << 4;
  84. }
  85. static uint8_t kvm_apic_get_tpr(APICCommonState *s)
  86. {
  87. return s->tpr >> 4;
  88. }
  89. static void kvm_apic_enable_tpr_reporting(APICCommonState *s, bool enable)
  90. {
  91. struct kvm_tpr_access_ctl ctl = {
  92. .enabled = enable
  93. };
  94. kvm_vcpu_ioctl(&s->cpu->env, KVM_TPR_ACCESS_REPORTING, &ctl);
  95. }
  96. static void kvm_apic_vapic_base_update(APICCommonState *s)
  97. {
  98. struct kvm_vapic_addr vapid_addr = {
  99. .vapic_addr = s->vapic_paddr,
  100. };
  101. int ret;
  102. ret = kvm_vcpu_ioctl(&s->cpu->env, KVM_SET_VAPIC_ADDR, &vapid_addr);
  103. if (ret < 0) {
  104. fprintf(stderr, "KVM: setting VAPIC address failed (%s)\n",
  105. strerror(-ret));
  106. abort();
  107. }
  108. }
  109. static void do_inject_external_nmi(void *data)
  110. {
  111. APICCommonState *s = data;
  112. CPUX86State *env = &s->cpu->env;
  113. uint32_t lvt;
  114. int ret;
  115. cpu_synchronize_state(env);
  116. lvt = s->lvt[APIC_LVT_LINT1];
  117. if (!(lvt & APIC_LVT_MASKED) && ((lvt >> 8) & 7) == APIC_DM_NMI) {
  118. ret = kvm_vcpu_ioctl(env, KVM_NMI);
  119. if (ret < 0) {
  120. fprintf(stderr, "KVM: injection failed, NMI lost (%s)\n",
  121. strerror(-ret));
  122. }
  123. }
  124. }
  125. static void kvm_apic_external_nmi(APICCommonState *s)
  126. {
  127. run_on_cpu(CPU(s->cpu), do_inject_external_nmi, s);
  128. }
  129. static uint64_t kvm_apic_mem_read(void *opaque, hwaddr addr,
  130. unsigned size)
  131. {
  132. return ~(uint64_t)0;
  133. }
  134. static void kvm_apic_mem_write(void *opaque, hwaddr addr,
  135. uint64_t data, unsigned size)
  136. {
  137. MSIMessage msg = { .address = addr, .data = data };
  138. int ret;
  139. ret = kvm_irqchip_send_msi(kvm_state, msg);
  140. if (ret < 0) {
  141. fprintf(stderr, "KVM: injection failed, MSI lost (%s)\n",
  142. strerror(-ret));
  143. }
  144. }
  145. static const MemoryRegionOps kvm_apic_io_ops = {
  146. .read = kvm_apic_mem_read,
  147. .write = kvm_apic_mem_write,
  148. .endianness = DEVICE_NATIVE_ENDIAN,
  149. };
  150. static void kvm_apic_init(APICCommonState *s)
  151. {
  152. memory_region_init_io(&s->io_memory, &kvm_apic_io_ops, s, "kvm-apic-msi",
  153. MSI_SPACE_SIZE);
  154. if (kvm_has_gsi_routing()) {
  155. msi_supported = true;
  156. }
  157. }
  158. static void kvm_apic_class_init(ObjectClass *klass, void *data)
  159. {
  160. APICCommonClass *k = APIC_COMMON_CLASS(klass);
  161. k->init = kvm_apic_init;
  162. k->set_base = kvm_apic_set_base;
  163. k->set_tpr = kvm_apic_set_tpr;
  164. k->get_tpr = kvm_apic_get_tpr;
  165. k->enable_tpr_reporting = kvm_apic_enable_tpr_reporting;
  166. k->vapic_base_update = kvm_apic_vapic_base_update;
  167. k->external_nmi = kvm_apic_external_nmi;
  168. }
  169. static TypeInfo kvm_apic_info = {
  170. .name = "kvm-apic",
  171. .parent = TYPE_APIC_COMMON,
  172. .instance_size = sizeof(APICCommonState),
  173. .class_init = kvm_apic_class_init,
  174. };
  175. static void kvm_apic_register_types(void)
  176. {
  177. type_register_static(&kvm_apic_info);
  178. }
  179. type_init(kvm_apic_register_types)