mchp_pfsoc_ioscb.h 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354
  1. /*
  2. * Microchip PolarFire SoC IOSCB module emulation
  3. *
  4. * Copyright (c) 2020 Wind River Systems, Inc.
  5. *
  6. * Author:
  7. * Bin Meng <bin.meng@windriver.com>
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 or
  12. * (at your option) version 3 of the License.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License along
  20. * with this program; if not, see <http://www.gnu.org/licenses/>.
  21. */
  22. #ifndef MCHP_PFSOC_IOSCB_H
  23. #define MCHP_PFSOC_IOSCB_H
  24. typedef struct MchpPfSoCIoscbState {
  25. SysBusDevice parent;
  26. MemoryRegion container;
  27. MemoryRegion lane01;
  28. MemoryRegion lane23;
  29. MemoryRegion ctrl;
  30. MemoryRegion qspixip;
  31. MemoryRegion mailbox;
  32. MemoryRegion cfg;
  33. MemoryRegion ccc;
  34. MemoryRegion pll_mss;
  35. MemoryRegion cfm_mss;
  36. MemoryRegion pll_ddr;
  37. MemoryRegion bc_ddr;
  38. MemoryRegion io_calib_ddr;
  39. MemoryRegion pll_sgmii;
  40. MemoryRegion dll_sgmii;
  41. MemoryRegion cfm_sgmii;
  42. MemoryRegion bc_sgmii;
  43. MemoryRegion io_calib_sgmii;
  44. qemu_irq irq;
  45. } MchpPfSoCIoscbState;
  46. #define TYPE_MCHP_PFSOC_IOSCB "mchp.pfsoc.ioscb"
  47. #define MCHP_PFSOC_IOSCB(obj) \
  48. OBJECT_CHECK(MchpPfSoCIoscbState, (obj), TYPE_MCHP_PFSOC_IOSCB)
  49. #endif /* MCHP_PFSOC_IOSCB_H */