sbsa_ec.c 2.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. /*
  2. * ARM SBSA Reference Platform Embedded Controller
  3. *
  4. * A device to allow PSCI running in the secure side of sbsa-ref machine
  5. * to communicate platform power states to qemu.
  6. *
  7. * Copyright (c) 2020 Nuvia Inc
  8. * Written by Graeme Gregory <graeme@nuviainc.com>
  9. *
  10. * SPDX-License-Identifier: GPL-2.0-or-later
  11. */
  12. #include "qemu/osdep.h"
  13. #include "qemu/log.h"
  14. #include "hw/sysbus.h"
  15. #include "sysemu/runstate.h"
  16. typedef struct {
  17. SysBusDevice parent_obj;
  18. MemoryRegion iomem;
  19. } SECUREECState;
  20. #define TYPE_SBSA_EC "sbsa-ec"
  21. #define SECURE_EC(obj) OBJECT_CHECK(SECUREECState, (obj), TYPE_SBSA_EC)
  22. enum sbsa_ec_powerstates {
  23. SBSA_EC_CMD_POWEROFF = 0x01,
  24. SBSA_EC_CMD_REBOOT = 0x02,
  25. };
  26. static uint64_t sbsa_ec_read(void *opaque, hwaddr offset, unsigned size)
  27. {
  28. /* No use for this currently */
  29. qemu_log_mask(LOG_GUEST_ERROR, "sbsa-ec: no readable registers");
  30. return 0;
  31. }
  32. static void sbsa_ec_write(void *opaque, hwaddr offset,
  33. uint64_t value, unsigned size)
  34. {
  35. if (offset == 0) { /* PSCI machine power command register */
  36. switch (value) {
  37. case SBSA_EC_CMD_POWEROFF:
  38. qemu_system_shutdown_request(SHUTDOWN_CAUSE_GUEST_SHUTDOWN);
  39. break;
  40. case SBSA_EC_CMD_REBOOT:
  41. qemu_system_reset_request(SHUTDOWN_CAUSE_GUEST_RESET);
  42. break;
  43. default:
  44. qemu_log_mask(LOG_GUEST_ERROR,
  45. "sbsa-ec: unknown power command");
  46. }
  47. } else {
  48. qemu_log_mask(LOG_GUEST_ERROR, "sbsa-ec: unknown EC register");
  49. }
  50. }
  51. static const MemoryRegionOps sbsa_ec_ops = {
  52. .read = sbsa_ec_read,
  53. .write = sbsa_ec_write,
  54. .endianness = DEVICE_NATIVE_ENDIAN,
  55. .valid.min_access_size = 4,
  56. .valid.max_access_size = 4,
  57. };
  58. static void sbsa_ec_init(Object *obj)
  59. {
  60. SECUREECState *s = SECURE_EC(obj);
  61. SysBusDevice *dev = SYS_BUS_DEVICE(obj);
  62. memory_region_init_io(&s->iomem, obj, &sbsa_ec_ops, s, "sbsa-ec",
  63. 0x1000);
  64. sysbus_init_mmio(dev, &s->iomem);
  65. }
  66. static void sbsa_ec_class_init(ObjectClass *klass, void *data)
  67. {
  68. DeviceClass *dc = DEVICE_CLASS(klass);
  69. /* No vmstate or reset required: device has no internal state */
  70. dc->user_creatable = false;
  71. }
  72. static const TypeInfo sbsa_ec_info = {
  73. .name = TYPE_SBSA_EC,
  74. .parent = TYPE_SYS_BUS_DEVICE,
  75. .instance_size = sizeof(SECUREECState),
  76. .instance_init = sbsa_ec_init,
  77. .class_init = sbsa_ec_class_init,
  78. };
  79. static void sbsa_ec_register_type(void)
  80. {
  81. type_register_static(&sbsa_ec_info);
  82. }
  83. type_init(sbsa_ec_register_type);