 Stefan Hajnoczi
|
65cb7129f4
Merge tag 'exec-20241220' of https://github.com/philmd/qemu into staging
|
8 months ago |
 Philippe Mathieu-Daudé
|
32cad1ffb8
include: Rename sysemu/ -> system/
|
8 months ago |
 Richard Henderson
|
5fcabe628b
include/hw/qdev-properties: Remove DEFINE_PROP_END_OF_LIST
|
8 months ago |
|
Richard Henderson
|
783e3b21e5
hw/intc: Constify all Property
|
8 months ago |
 Peter Maydell
|
ad80e36744
hw, target: Add ResetType argument to hold and exit phase methods
|
1 year ago |
 Jinjie Ruan
|
d89daa893f
hw/intc/arm_gicv3: Implement NMI interrupt priority
|
1 year ago |
|
Jinjie Ruan
|
0e9f4e8e7b
hw/intc/arm_gicv3: Add irq non-maskable property
|
1 year ago |
|
Jinjie Ruan
|
c9e86cbd34
hw/intc/arm_gicv3: Add has-nmi property to GICv3 device
|
1 year ago |
|
Jinjie Ruan
|
83f3207538
hw/intc/arm_gicv3: Add external IRQ lines for NMI
|
1 year ago |
|
Richard Henderson
|
45b1f81d90
hw/intc: Constify VMState
|
1 year ago |
|
Philippe Mathieu-Daudé
|
0c40daf038
hw/intc/arm_gic: Un-inline GIC*/ITS class_name() helpers
|
2 years ago |
|
Peter Maydell
|
183cac319e
hw/intc: Convert TYPE_ARM_GICV3_COMMON to 3-phase reset
|
2 years ago |
|
Peter Maydell
|
39f29e5993
hw/intc/arm_gicv3: Use correct number of priority bits for the CPU
|
3 years ago |
|
Peter Maydell
|
445d5825da
hw/intc/arm_gicv3: Allow 'revision' property to be set to 4
|
3 years ago |
|
Peter Maydell
|
e2d5e189aa
hw/intc/arm_gicv3: Update ID and feature registers for GICv4
|
3 years ago |
|
Peter Maydell
|
c3f21b065a
hw/intc/arm_gicv3_cpuif: Support vLPIs
|
3 years ago |
|
Peter Maydell
|
641be69745
hw/intc/arm_gicv3: Implement new GICv4 redistributor registers
|
3 years ago |
|
Peter Maydell
|
ae3b3ba15c
hw/intc/arm_gicv3: Implement GICv4's new redistributor frame
|
3 years ago |
|
Peter Maydell
|
7c087bd330
hw/intc/arm_gicv3: Keep pointers to every connected ITS
|
3 years ago |
|
Peter Maydell
|
671927a116
hw/intc/arm_gicv3: Insist that redist region capacity matches CPU count
|
3 years ago |
|
Peter Maydell
|
89ac9d0cba
hw/intc/arm_gicv3: Sanity-check num-cpu property
|
3 years ago |
|
Peter Maydell
|
1611956bce
hw/intc/arm_gicv3: Set GICR_CTLR.CES if LPIs are supported
|
3 years ago |
|
Peter Maydell
|
e5ff041f62
hw/intc/arm_gicv3: Initialise dma_as in GIC, not ITS
|
3 years ago |
|
Peter Maydell
|
e5cba10ee1
hw/intc/arm_gicv3: Support multiple redistributor regions
|
3 years ago |
|
Peter Maydell
|
046164155a
hw/intc/arm_gicv3: Set GICR_TYPER.Last correctly when nb_redist_regions > 1
|
3 years ago |
|
Peter Maydell
|
01b5ab8cc0
hw/intc/arm_gicv3: Move checking of redist-region-count to arm_gicv3_common_realize
|
3 years ago |
 Shashi Mallela
|
17fb5e36aa
hw/intc: GICv3 redistributor ITS processing
|
3 years ago |
|
Shashi Mallela
|
ac30dec396
hw/intc: GICv3 ITS Feature enablement
|
3 years ago |
 Marc-André Lureau
|
4f67d30b5e
qdev: set properties with device_class_set_props()
|
5 years ago |
 Markus Armbruster
|
2e5b09fd0e
hw/core: Move cpu.c, cpu.h from qom/ to hw/core/
|
6 years ago |
