 Yao Xingtao
|
9ac2c42f43
mem/cxl_type3: support 3, 6, 12 and 16 interleave ways
|
6 月之前 |
 Jonathan Cameron
|
3a95f57211
hw/pci-bridge/pxb-cxl: Drop RAS capability from host bridge.
|
1 年之前 |
|
Jonathan Cameron
|
8700ee15de
hw/cxl: Standardize all references on CXL r3.1 and minor updates
|
1 年之前 |
|
Jonathan Cameron
|
a185ff05fe
hw/cxl: Update RAS Capability Definitions for version 3.
|
1 年之前 |
|
Jonathan Cameron
|
ae243dbfc4
hw/cxl: Update HDM Decoder capability to version 3
|
1 年之前 |
 Li Zhijian
|
f8b02dd655
hw/cxl: Pass NULL for a NULL MemoryRegionOps
|
1 年之前 |
|
Li Zhijian
|
729d45a6af
hw/cxl: Pass CXLComponentState to cache_mem_ops
|
1 年之前 |
 Michael Tokarev
|
487152fa1f
hw/cxl: spelling fixes: limitaions, potentialy, intialized
|
1 年之前 |
|
Jonathan Cameron
|
45234c2dd2
hw/cxl: Fix a QEMU_BUILD_BUG_ON() in switch statement scope issue.
|
1 年之前 |
|
Jonathan Cameron
|
b342489ae7
hw/cxl: Line length reductions
|
1 年之前 |
|
Jonathan Cameron
|
b34ae3c906
hw/cxl: CXLDVSECPortExtensions renamed to CXLDVSECPortExt
|
1 年之前 |
|
Jonathan Cameron
|
388d6b574e
hw/cxl: Use switch statements for read and write of cachemem registers
|
1 年之前 |
|
Jonathan Cameron
|
e967413fe0
hw/cxl: Support 4 HDM decoders at all levels of topology
|
1 年之前 |
|
Jonathan Cameron
|
61c44bcf51
hw/cxl: Fix and use same calculation for HDM decoder block size everywhere
|
1 年之前 |
|
Jonathan Cameron
|
87de174ac4
hw/cxl: Add utility functions decoder interleave ways and target count.
|
1 年之前 |
|
Jonathan Cameron
|
f5a4e1a697
hw/cxl: Push cxl_decoder_count_enc() and cxl_decode_ig() into .c
|
1 年之前 |
|
Jonathan Cameron
|
823371a630
hw/cxl: Fix incorrect reset of commit and associated clearing of committed.
|
2 年之前 |
|
Jonathan Cameron
|
92ff7cabf9
hw/cxl: Fix endian handling for decoder commit.
|
2 年之前 |
|
Jonathan Cameron
|
23e1248d7e
hw/cxl: drop pointless memory_region_transaction_guards
|
2 年之前 |
|
Jonathan Cameron
|
415442a1b4
hw/mem/cxl_type3: Add CXL RAS Error Injection Support.
|
2 年之前 |
|
Jonathan Cameron
|
cb4e642cfa
hw/cxl: Fix endian issues in CXL RAS capability defaults / masks
|
2 年之前 |
|
Jonathan Cameron
|
f824f52947
hw/cxl: Fix missing write mask for HDM decoder target list registers
|
3 年之前 |
 Ben Widawsky
|
3540bf56e4
hw/cxl/component Add a dumb HDM decoder handler
|
3 年之前 |
|
Jonathan Cameron
|
829de299d1
hw/cxl/component: Add utils for interleave parameter encoding/decoding
|
3 年之前 |
|
Ben Widawsky
|
e1706ea83d
hw/cxl/device: Add a memory device (8.2.8.5)
|
3 年之前 |
|
Ben Widawsky
|
9e58f52d3f
hw/cxl/component: Introduce CXL components (8.1.x, 8.2.5)
|
3 年之前 |
