|
@@ -1381,6 +1381,8 @@ uint32_t pci_default_read_config(PCIDevice *d,
|
|
|
{
|
|
|
uint32_t val = 0;
|
|
|
|
|
|
+ assert(address + len <= pci_config_size(d));
|
|
|
+
|
|
|
if (pci_is_express_downstream_port(d) &&
|
|
|
ranges_overlap(address, len, d->exp.exp_cap + PCI_EXP_LNKSTA, 2)) {
|
|
|
pcie_sync_bridge_lnk(d);
|
|
@@ -1394,6 +1396,8 @@ void pci_default_write_config(PCIDevice *d, uint32_t addr, uint32_t val_in, int
|
|
|
int i, was_irq_disabled = pci_irq_disabled(d);
|
|
|
uint32_t val = val_in;
|
|
|
|
|
|
+ assert(addr + l <= pci_config_size(d));
|
|
|
+
|
|
|
for (i = 0; i < l; val >>= 8, ++i) {
|
|
|
uint8_t wmask = d->wmask[addr + i];
|
|
|
uint8_t w1cmask = d->w1cmask[addr + i];
|