|
@@ -122,11 +122,11 @@ void disas_initialize_debug_target(CPUDebug *s, CPUState *cpu)
|
|
s->cpu = cpu;
|
|
s->cpu = cpu;
|
|
s->info.read_memory_func = target_read_memory;
|
|
s->info.read_memory_func = target_read_memory;
|
|
s->info.print_address_func = print_address;
|
|
s->info.print_address_func = print_address;
|
|
-#if TARGET_BIG_ENDIAN
|
|
|
|
- s->info.endian = BFD_ENDIAN_BIG;
|
|
|
|
-#else
|
|
|
|
- s->info.endian = BFD_ENDIAN_LITTLE;
|
|
|
|
-#endif
|
|
|
|
|
|
+ if (target_words_bigendian()) {
|
|
|
|
+ s->info.endian = BFD_ENDIAN_BIG;
|
|
|
|
+ } else {
|
|
|
|
+ s->info.endian = BFD_ENDIAN_LITTLE;
|
|
|
|
+ }
|
|
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
if (cc->disas_set_info) {
|
|
if (cc->disas_set_info) {
|
|
@@ -164,7 +164,7 @@ static void initialize_debug_host(CPUDebug *s)
|
|
# ifdef _ARCH_PPC64
|
|
# ifdef _ARCH_PPC64
|
|
s->info.cap_mode = CS_MODE_64;
|
|
s->info.cap_mode = CS_MODE_64;
|
|
# endif
|
|
# endif
|
|
-#elif defined(__riscv) && defined(CONFIG_RISCV_DIS)
|
|
|
|
|
|
+#elif defined(__riscv)
|
|
#if defined(_ILP32) || (__riscv_xlen == 32)
|
|
#if defined(_ILP32) || (__riscv_xlen == 32)
|
|
s->info.print_insn = print_insn_riscv32;
|
|
s->info.print_insn = print_insn_riscv32;
|
|
#elif defined(_LP64)
|
|
#elif defined(_LP64)
|