|
@@ -29,6 +29,7 @@
|
|
|
|
|
|
static Property riscv_harts_props[] = {
|
|
|
DEFINE_PROP_UINT32("num-harts", RISCVHartArrayState, num_harts, 1),
|
|
|
+ DEFINE_PROP_UINT32("hartid-base", RISCVHartArrayState, hartid_base, 0),
|
|
|
DEFINE_PROP_STRING("cpu-type", RISCVHartArrayState, cpu_type),
|
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
|
};
|
|
@@ -47,7 +48,7 @@ static void riscv_hart_realize(RISCVHartArrayState *s, int idx,
|
|
|
object_initialize_child(OBJECT(s), "harts[*]", &s->harts[idx],
|
|
|
sizeof(RISCVCPU), cpu_type,
|
|
|
&error_abort, NULL);
|
|
|
- s->harts[idx].env.mhartid = idx;
|
|
|
+ s->harts[idx].env.mhartid = s->hartid_base + idx;
|
|
|
qemu_register_reset(riscv_harts_cpu_reset, &s->harts[idx]);
|
|
|
object_property_set_bool(OBJECT(&s->harts[idx]), true,
|
|
|
"realized", &err);
|