|
@@ -37,8 +37,6 @@
|
|
#define TCG_TARGET_HAS_clz_i32 (cpuinfo & CPUINFO_ZBB)
|
|
#define TCG_TARGET_HAS_clz_i32 (cpuinfo & CPUINFO_ZBB)
|
|
#define TCG_TARGET_HAS_ctz_i32 (cpuinfo & CPUINFO_ZBB)
|
|
#define TCG_TARGET_HAS_ctz_i32 (cpuinfo & CPUINFO_ZBB)
|
|
#define TCG_TARGET_HAS_ctpop_i32 (cpuinfo & CPUINFO_ZBB)
|
|
#define TCG_TARGET_HAS_ctpop_i32 (cpuinfo & CPUINFO_ZBB)
|
|
-#define TCG_TARGET_HAS_brcond2 1
|
|
|
|
-#define TCG_TARGET_HAS_setcond2 1
|
|
|
|
#define TCG_TARGET_HAS_qemu_st8_i32 0
|
|
#define TCG_TARGET_HAS_qemu_st8_i32 0
|
|
|
|
|
|
#define TCG_TARGET_HAS_negsetcond_i64 1
|
|
#define TCG_TARGET_HAS_negsetcond_i64 1
|