|
@@ -529,11 +529,6 @@ static void tcg_out_extu_i32_i64(TCGContext *s, TCGReg rd, TCGReg rs)
|
|
tcg_out_ext32u(s, rd, rs);
|
|
tcg_out_ext32u(s, rd, rs);
|
|
}
|
|
}
|
|
|
|
|
|
-static void tcg_out_extrl_i64_i32(TCGContext *s, TCGReg rd, TCGReg rs)
|
|
|
|
-{
|
|
|
|
- tcg_out_mov(s, TCG_TYPE_I32, rd, rs);
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
static bool tcg_out_xchg(TCGContext *s, TCGType type, TCGReg r1, TCGReg r2)
|
|
static bool tcg_out_xchg(TCGContext *s, TCGType type, TCGReg r1, TCGReg r2)
|
|
{
|
|
{
|
|
return false;
|
|
return false;
|
|
@@ -1444,9 +1439,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc,
|
|
case INDEX_op_divu_i64:
|
|
case INDEX_op_divu_i64:
|
|
c = ARITH_UDIVX;
|
|
c = ARITH_UDIVX;
|
|
goto gen_arith;
|
|
goto gen_arith;
|
|
- case INDEX_op_extrh_i64_i32:
|
|
|
|
- tcg_out_arithi(s, a0, a1, 32, SHIFT_SRLX);
|
|
|
|
- break;
|
|
|
|
|
|
|
|
case INDEX_op_brcond_i64:
|
|
case INDEX_op_brcond_i64:
|
|
tcg_out_brcond_i64(s, a2, a0, a1, const_args[1], arg_label(args[3]));
|
|
tcg_out_brcond_i64(s, a2, a0, a1, const_args[1], arg_label(args[3]));
|
|
@@ -1501,7 +1493,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc,
|
|
case INDEX_op_ext32u_i64:
|
|
case INDEX_op_ext32u_i64:
|
|
case INDEX_op_ext_i32_i64:
|
|
case INDEX_op_ext_i32_i64:
|
|
case INDEX_op_extu_i32_i64:
|
|
case INDEX_op_extu_i32_i64:
|
|
- case INDEX_op_extrl_i64_i32:
|
|
|
|
default:
|
|
default:
|
|
g_assert_not_reached();
|
|
g_assert_not_reached();
|
|
}
|
|
}
|
|
@@ -1533,8 +1524,6 @@ static TCGConstraintSetIndex tcg_target_op_def(TCGOpcode op)
|
|
case INDEX_op_ext32u_i64:
|
|
case INDEX_op_ext32u_i64:
|
|
case INDEX_op_ext_i32_i64:
|
|
case INDEX_op_ext_i32_i64:
|
|
case INDEX_op_extu_i32_i64:
|
|
case INDEX_op_extu_i32_i64:
|
|
- case INDEX_op_extrl_i64_i32:
|
|
|
|
- case INDEX_op_extrh_i64_i32:
|
|
|
|
case INDEX_op_qemu_ld_a32_i32:
|
|
case INDEX_op_qemu_ld_a32_i32:
|
|
case INDEX_op_qemu_ld_a64_i32:
|
|
case INDEX_op_qemu_ld_a64_i32:
|
|
case INDEX_op_qemu_ld_a32_i64:
|
|
case INDEX_op_qemu_ld_a32_i64:
|