|
@@ -843,13 +843,10 @@ static void mv88w8618_timer_tick(void *opaque)
|
|
|
static void mv88w8618_timer_init(SysBusDevice *dev, mv88w8618_timer_state *s,
|
|
|
uint32_t freq)
|
|
|
{
|
|
|
- QEMUBH *bh;
|
|
|
-
|
|
|
sysbus_init_irq(dev, &s->irq);
|
|
|
s->freq = freq;
|
|
|
|
|
|
- bh = qemu_bh_new(mv88w8618_timer_tick, s);
|
|
|
- s->ptimer = ptimer_init_with_bh(bh, PTIMER_POLICY_DEFAULT);
|
|
|
+ s->ptimer = ptimer_init(mv88w8618_timer_tick, s, PTIMER_POLICY_DEFAULT);
|
|
|
}
|
|
|
|
|
|
static uint64_t mv88w8618_pit_read(void *opaque, hwaddr offset,
|
|
@@ -879,16 +876,19 @@ static void mv88w8618_pit_write(void *opaque, hwaddr offset,
|
|
|
case MP_PIT_TIMER1_LENGTH ... MP_PIT_TIMER4_LENGTH:
|
|
|
t = &s->timer[offset >> 2];
|
|
|
t->limit = value;
|
|
|
+ ptimer_transaction_begin(t->ptimer);
|
|
|
if (t->limit > 0) {
|
|
|
ptimer_set_limit(t->ptimer, t->limit, 1);
|
|
|
} else {
|
|
|
ptimer_stop(t->ptimer);
|
|
|
}
|
|
|
+ ptimer_transaction_commit(t->ptimer);
|
|
|
break;
|
|
|
|
|
|
case MP_PIT_CONTROL:
|
|
|
for (i = 0; i < 4; i++) {
|
|
|
t = &s->timer[i];
|
|
|
+ ptimer_transaction_begin(t->ptimer);
|
|
|
if (value & 0xf && t->limit > 0) {
|
|
|
ptimer_set_limit(t->ptimer, t->limit, 0);
|
|
|
ptimer_set_freq(t->ptimer, t->freq);
|
|
@@ -896,6 +896,7 @@ static void mv88w8618_pit_write(void *opaque, hwaddr offset,
|
|
|
} else {
|
|
|
ptimer_stop(t->ptimer);
|
|
|
}
|
|
|
+ ptimer_transaction_commit(t->ptimer);
|
|
|
value >>= 4;
|
|
|
}
|
|
|
break;
|
|
@@ -914,8 +915,11 @@ static void mv88w8618_pit_reset(DeviceState *d)
|
|
|
int i;
|
|
|
|
|
|
for (i = 0; i < 4; i++) {
|
|
|
- ptimer_stop(s->timer[i].ptimer);
|
|
|
- s->timer[i].limit = 0;
|
|
|
+ mv88w8618_timer_state *t = &s->timer[i];
|
|
|
+ ptimer_transaction_begin(t->ptimer);
|
|
|
+ ptimer_stop(t->ptimer);
|
|
|
+ ptimer_transaction_commit(t->ptimer);
|
|
|
+ t->limit = 0;
|
|
|
}
|
|
|
}
|
|
|
|