|
@@ -52,14 +52,14 @@ int graphic_depth = 32;
|
|
#define QEMU_ARCH QEMU_ARCH_ARM
|
|
#define QEMU_ARCH QEMU_ARCH_ARM
|
|
#elif defined(TARGET_CRIS)
|
|
#elif defined(TARGET_CRIS)
|
|
#define QEMU_ARCH QEMU_ARCH_CRIS
|
|
#define QEMU_ARCH QEMU_ARCH_CRIS
|
|
-#elif defined(TARGET_I386)
|
|
|
|
-#define QEMU_ARCH QEMU_ARCH_I386
|
|
|
|
#elif defined(TARGET_HPPA)
|
|
#elif defined(TARGET_HPPA)
|
|
#define QEMU_ARCH QEMU_ARCH_HPPA
|
|
#define QEMU_ARCH QEMU_ARCH_HPPA
|
|
-#elif defined(TARGET_M68K)
|
|
|
|
-#define QEMU_ARCH QEMU_ARCH_M68K
|
|
|
|
|
|
+#elif defined(TARGET_I386)
|
|
|
|
+#define QEMU_ARCH QEMU_ARCH_I386
|
|
#elif defined(TARGET_LM32)
|
|
#elif defined(TARGET_LM32)
|
|
#define QEMU_ARCH QEMU_ARCH_LM32
|
|
#define QEMU_ARCH QEMU_ARCH_LM32
|
|
|
|
+#elif defined(TARGET_M68K)
|
|
|
|
+#define QEMU_ARCH QEMU_ARCH_M68K
|
|
#elif defined(TARGET_MICROBLAZE)
|
|
#elif defined(TARGET_MICROBLAZE)
|
|
#define QEMU_ARCH QEMU_ARCH_MICROBLAZE
|
|
#define QEMU_ARCH QEMU_ARCH_MICROBLAZE
|
|
#elif defined(TARGET_MIPS)
|
|
#elif defined(TARGET_MIPS)
|
|
@@ -80,12 +80,12 @@ int graphic_depth = 32;
|
|
#define QEMU_ARCH QEMU_ARCH_SH4
|
|
#define QEMU_ARCH QEMU_ARCH_SH4
|
|
#elif defined(TARGET_SPARC)
|
|
#elif defined(TARGET_SPARC)
|
|
#define QEMU_ARCH QEMU_ARCH_SPARC
|
|
#define QEMU_ARCH QEMU_ARCH_SPARC
|
|
-#elif defined(TARGET_XTENSA)
|
|
|
|
-#define QEMU_ARCH QEMU_ARCH_XTENSA
|
|
|
|
-#elif defined(TARGET_UNICORE32)
|
|
|
|
-#define QEMU_ARCH QEMU_ARCH_UNICORE32
|
|
|
|
#elif defined(TARGET_TRICORE)
|
|
#elif defined(TARGET_TRICORE)
|
|
#define QEMU_ARCH QEMU_ARCH_TRICORE
|
|
#define QEMU_ARCH QEMU_ARCH_TRICORE
|
|
|
|
+#elif defined(TARGET_UNICORE32)
|
|
|
|
+#define QEMU_ARCH QEMU_ARCH_UNICORE32
|
|
|
|
+#elif defined(TARGET_XTENSA)
|
|
|
|
+#define QEMU_ARCH QEMU_ARCH_XTENSA
|
|
#endif
|
|
#endif
|
|
|
|
|
|
const uint32_t arch_type = QEMU_ARCH;
|
|
const uint32_t arch_type = QEMU_ARCH;
|