|
@@ -633,7 +633,7 @@ static const TypeInfo axidma_info = {
|
|
|
static const TypeInfo xilinx_axidma_data_stream_info = {
|
|
|
.name = TYPE_XILINX_AXI_DMA_DATA_STREAM,
|
|
|
.parent = TYPE_OBJECT,
|
|
|
- .instance_size = sizeof(struct XilinxAXIDMAStreamSlave),
|
|
|
+ .instance_size = sizeof(XilinxAXIDMAStreamSlave),
|
|
|
.class_init = xilinx_axidma_stream_class_init,
|
|
|
.class_data = &xilinx_axidma_data_stream_class,
|
|
|
.interfaces = (InterfaceInfo[]) {
|
|
@@ -645,7 +645,7 @@ static const TypeInfo xilinx_axidma_data_stream_info = {
|
|
|
static const TypeInfo xilinx_axidma_control_stream_info = {
|
|
|
.name = TYPE_XILINX_AXI_DMA_CONTROL_STREAM,
|
|
|
.parent = TYPE_OBJECT,
|
|
|
- .instance_size = sizeof(struct XilinxAXIDMAStreamSlave),
|
|
|
+ .instance_size = sizeof(XilinxAXIDMAStreamSlave),
|
|
|
.class_init = xilinx_axidma_stream_class_init,
|
|
|
.class_data = &xilinx_axidma_control_stream_class,
|
|
|
.interfaces = (InterfaceInfo[]) {
|