|
@@ -52,6 +52,7 @@
|
|
#include "hw/nvram/fw_cfg.h"
|
|
#include "hw/nvram/fw_cfg.h"
|
|
#include "qemu/cutils.h"
|
|
#include "qemu/cutils.h"
|
|
#include "hw/acpi/acpi_aml_interface.h"
|
|
#include "hw/acpi/acpi_aml_interface.h"
|
|
|
|
+#include "trace.h"
|
|
|
|
|
|
/*****************************************************************************/
|
|
/*****************************************************************************/
|
|
/* ICH9 LPC PCI to ISA bridge */
|
|
/* ICH9 LPC PCI to ISA bridge */
|
|
@@ -162,6 +163,7 @@ static void ich9_cc_write(void *opaque, hwaddr addr,
|
|
{
|
|
{
|
|
ICH9LPCState *lpc = (ICH9LPCState *)opaque;
|
|
ICH9LPCState *lpc = (ICH9LPCState *)opaque;
|
|
|
|
|
|
|
|
+ trace_ich9_cc_write(addr, val, len);
|
|
ich9_cc_addr_len(&addr, &len);
|
|
ich9_cc_addr_len(&addr, &len);
|
|
memcpy(lpc->chip_config + addr, &val, len);
|
|
memcpy(lpc->chip_config + addr, &val, len);
|
|
pci_bus_fire_intx_routing_notifier(pci_get_bus(&lpc->d));
|
|
pci_bus_fire_intx_routing_notifier(pci_get_bus(&lpc->d));
|
|
@@ -177,6 +179,7 @@ static uint64_t ich9_cc_read(void *opaque, hwaddr addr,
|
|
uint32_t val = 0;
|
|
uint32_t val = 0;
|
|
ich9_cc_addr_len(&addr, &len);
|
|
ich9_cc_addr_len(&addr, &len);
|
|
memcpy(&val, lpc->chip_config + addr, len);
|
|
memcpy(&val, lpc->chip_config + addr, len);
|
|
|
|
+ trace_ich9_cc_read(addr, val, len);
|
|
return val;
|
|
return val;
|
|
}
|
|
}
|
|
|
|
|