|
@@ -297,7 +297,7 @@ static void allwinner_r40_dramphy_write(void *opaque, hwaddr offset,
|
|
|
static const MemoryRegionOps allwinner_r40_dramcom_ops = {
|
|
|
.read = allwinner_r40_dramcom_read,
|
|
|
.write = allwinner_r40_dramcom_write,
|
|
|
- .endianness = DEVICE_NATIVE_ENDIAN,
|
|
|
+ .endianness = DEVICE_LITTLE_ENDIAN,
|
|
|
.valid = {
|
|
|
.min_access_size = 4,
|
|
|
.max_access_size = 4,
|
|
@@ -308,7 +308,7 @@ static const MemoryRegionOps allwinner_r40_dramcom_ops = {
|
|
|
static const MemoryRegionOps allwinner_r40_dramctl_ops = {
|
|
|
.read = allwinner_r40_dramctl_read,
|
|
|
.write = allwinner_r40_dramctl_write,
|
|
|
- .endianness = DEVICE_NATIVE_ENDIAN,
|
|
|
+ .endianness = DEVICE_LITTLE_ENDIAN,
|
|
|
.valid = {
|
|
|
.min_access_size = 4,
|
|
|
.max_access_size = 4,
|
|
@@ -319,7 +319,7 @@ static const MemoryRegionOps allwinner_r40_dramctl_ops = {
|
|
|
static const MemoryRegionOps allwinner_r40_dramphy_ops = {
|
|
|
.read = allwinner_r40_dramphy_read,
|
|
|
.write = allwinner_r40_dramphy_write,
|
|
|
- .endianness = DEVICE_NATIVE_ENDIAN,
|
|
|
+ .endianness = DEVICE_LITTLE_ENDIAN,
|
|
|
.valid = {
|
|
|
.min_access_size = 4,
|
|
|
.max_access_size = 4,
|
|
@@ -358,7 +358,7 @@ static void allwinner_r40_detect_write(void *opaque, hwaddr offset,
|
|
|
static const MemoryRegionOps allwinner_r40_detect_ops = {
|
|
|
.read = allwinner_r40_detect_read,
|
|
|
.write = allwinner_r40_detect_write,
|
|
|
- .endianness = DEVICE_NATIVE_ENDIAN,
|
|
|
+ .endianness = DEVICE_LITTLE_ENDIAN,
|
|
|
.valid = {
|
|
|
.min_access_size = 4,
|
|
|
.max_access_size = 4,
|
|
@@ -393,7 +393,7 @@ static uint64_t allwinner_r40_dualrank_detect_read(void *opaque, hwaddr offset,
|
|
|
|
|
|
static const MemoryRegionOps allwinner_r40_dualrank_detect_ops = {
|
|
|
.read = allwinner_r40_dualrank_detect_read,
|
|
|
- .endianness = DEVICE_NATIVE_ENDIAN,
|
|
|
+ .endianness = DEVICE_LITTLE_ENDIAN,
|
|
|
.valid = {
|
|
|
.min_access_size = 4,
|
|
|
.max_access_size = 4,
|