|
@@ -57,6 +57,7 @@ bool pcie_sriov_pf_init(PCIDevice *dev, uint16_t offset,
|
|
pcie_add_capability(dev, PCI_EXT_CAP_ID_SRIOV, 1,
|
|
pcie_add_capability(dev, PCI_EXT_CAP_ID_SRIOV, 1,
|
|
offset, PCI_EXT_CAP_SRIOV_SIZEOF);
|
|
offset, PCI_EXT_CAP_SRIOV_SIZEOF);
|
|
dev->exp.sriov_cap = offset;
|
|
dev->exp.sriov_cap = offset;
|
|
|
|
+ dev->exp.sriov_pf.num_vfs = 0;
|
|
dev->exp.sriov_pf.vf = NULL;
|
|
dev->exp.sriov_pf.vf = NULL;
|
|
|
|
|
|
pci_set_word(cfg + PCI_SRIOV_VF_OFFSET, vf_offset);
|
|
pci_set_word(cfg + PCI_SRIOV_VF_OFFSET, vf_offset);
|
|
@@ -185,12 +186,6 @@ void pcie_sriov_vf_register_bar(PCIDevice *dev, int region_num,
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
|
|
-static void clear_ctrl_vfe(PCIDevice *dev)
|
|
|
|
-{
|
|
|
|
- uint8_t *ctrl = dev->config + dev->exp.sriov_cap + PCI_SRIOV_CTRL;
|
|
|
|
- pci_set_word(ctrl, pci_get_word(ctrl) & ~PCI_SRIOV_CTRL_VFE);
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
static void register_vfs(PCIDevice *dev)
|
|
static void register_vfs(PCIDevice *dev)
|
|
{
|
|
{
|
|
uint16_t num_vfs;
|
|
uint16_t num_vfs;
|
|
@@ -200,7 +195,6 @@ static void register_vfs(PCIDevice *dev)
|
|
assert(sriov_cap > 0);
|
|
assert(sriov_cap > 0);
|
|
num_vfs = pci_get_word(dev->config + sriov_cap + PCI_SRIOV_NUM_VF);
|
|
num_vfs = pci_get_word(dev->config + sriov_cap + PCI_SRIOV_NUM_VF);
|
|
if (num_vfs > pci_get_word(dev->config + sriov_cap + PCI_SRIOV_TOTAL_VF)) {
|
|
if (num_vfs > pci_get_word(dev->config + sriov_cap + PCI_SRIOV_TOTAL_VF)) {
|
|
- clear_ctrl_vfe(dev);
|
|
|
|
return;
|
|
return;
|
|
}
|
|
}
|
|
|
|
|
|
@@ -209,18 +203,20 @@ static void register_vfs(PCIDevice *dev)
|
|
for (i = 0; i < num_vfs; i++) {
|
|
for (i = 0; i < num_vfs; i++) {
|
|
pci_set_enabled(dev->exp.sriov_pf.vf[i], true);
|
|
pci_set_enabled(dev->exp.sriov_pf.vf[i], true);
|
|
}
|
|
}
|
|
|
|
+ dev->exp.sriov_pf.num_vfs = num_vfs;
|
|
}
|
|
}
|
|
|
|
|
|
static void unregister_vfs(PCIDevice *dev)
|
|
static void unregister_vfs(PCIDevice *dev)
|
|
{
|
|
{
|
|
|
|
+ uint16_t num_vfs = dev->exp.sriov_pf.num_vfs;
|
|
uint16_t i;
|
|
uint16_t i;
|
|
- uint8_t *cfg = dev->config + dev->exp.sriov_cap;
|
|
|
|
|
|
|
|
trace_sriov_unregister_vfs(dev->name, PCI_SLOT(dev->devfn),
|
|
trace_sriov_unregister_vfs(dev->name, PCI_SLOT(dev->devfn),
|
|
- PCI_FUNC(dev->devfn));
|
|
|
|
- for (i = 0; i < pci_get_word(cfg + PCI_SRIOV_TOTAL_VF); i++) {
|
|
|
|
|
|
+ PCI_FUNC(dev->devfn), num_vfs);
|
|
|
|
+ for (i = 0; i < num_vfs; i++) {
|
|
pci_set_enabled(dev->exp.sriov_pf.vf[i], false);
|
|
pci_set_enabled(dev->exp.sriov_pf.vf[i], false);
|
|
}
|
|
}
|
|
|
|
+ dev->exp.sriov_pf.num_vfs = 0;
|
|
}
|
|
}
|
|
|
|
|
|
void pcie_sriov_config_write(PCIDevice *dev, uint32_t address,
|
|
void pcie_sriov_config_write(PCIDevice *dev, uint32_t address,
|
|
@@ -246,9 +242,6 @@ void pcie_sriov_config_write(PCIDevice *dev, uint32_t address,
|
|
} else {
|
|
} else {
|
|
unregister_vfs(dev);
|
|
unregister_vfs(dev);
|
|
}
|
|
}
|
|
- } else if (range_covers_byte(off, len, PCI_SRIOV_NUM_VF)) {
|
|
|
|
- clear_ctrl_vfe(dev);
|
|
|
|
- unregister_vfs(dev);
|
|
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
|
|
@@ -311,7 +304,7 @@ PCIDevice *pcie_sriov_get_pf(PCIDevice *dev)
|
|
PCIDevice *pcie_sriov_get_vf_at_index(PCIDevice *dev, int n)
|
|
PCIDevice *pcie_sriov_get_vf_at_index(PCIDevice *dev, int n)
|
|
{
|
|
{
|
|
assert(!pci_is_vf(dev));
|
|
assert(!pci_is_vf(dev));
|
|
- if (n < pcie_sriov_num_vfs(dev)) {
|
|
|
|
|
|
+ if (n < dev->exp.sriov_pf.num_vfs) {
|
|
return dev->exp.sriov_pf.vf[n];
|
|
return dev->exp.sriov_pf.vf[n];
|
|
}
|
|
}
|
|
return NULL;
|
|
return NULL;
|
|
@@ -319,10 +312,5 @@ PCIDevice *pcie_sriov_get_vf_at_index(PCIDevice *dev, int n)
|
|
|
|
|
|
uint16_t pcie_sriov_num_vfs(PCIDevice *dev)
|
|
uint16_t pcie_sriov_num_vfs(PCIDevice *dev)
|
|
{
|
|
{
|
|
- uint16_t sriov_cap = dev->exp.sriov_cap;
|
|
|
|
- uint8_t *cfg = dev->config + sriov_cap;
|
|
|
|
-
|
|
|
|
- return sriov_cap &&
|
|
|
|
- (pci_get_word(cfg + PCI_SRIOV_CTRL) & PCI_SRIOV_CTRL_VFE) ?
|
|
|
|
- pci_get_word(cfg + PCI_SRIOV_NUM_VF) : 0;
|
|
|
|
|
|
+ return dev->exp.sriov_pf.num_vfs;
|
|
}
|
|
}
|