|
@@ -1145,14 +1145,11 @@ void tlb_set_page_full(CPUState *cpu, int mmu_idx,
|
|
" prot=%x idx=%d\n",
|
|
" prot=%x idx=%d\n",
|
|
addr, full->phys_addr, prot, mmu_idx);
|
|
addr, full->phys_addr, prot, mmu_idx);
|
|
|
|
|
|
- read_flags = 0;
|
|
|
|
|
|
+ read_flags = full->tlb_fill_flags;
|
|
if (full->lg_page_size < TARGET_PAGE_BITS) {
|
|
if (full->lg_page_size < TARGET_PAGE_BITS) {
|
|
/* Repeat the MMU check and TLB fill on every access. */
|
|
/* Repeat the MMU check and TLB fill on every access. */
|
|
read_flags |= TLB_INVALID_MASK;
|
|
read_flags |= TLB_INVALID_MASK;
|
|
}
|
|
}
|
|
- if (full->attrs.byte_swap) {
|
|
|
|
- read_flags |= TLB_BSWAP;
|
|
|
|
- }
|
|
|
|
|
|
|
|
is_ram = memory_region_is_ram(section->mr);
|
|
is_ram = memory_region_is_ram(section->mr);
|
|
is_romd = memory_region_is_romd(section->mr);
|
|
is_romd = memory_region_is_romd(section->mr);
|