|
@@ -16,7 +16,7 @@ static void loongarch_extioi_common_realize(DeviceState *dev, Error **errp)
|
|
MachineState *machine = MACHINE(qdev_get_machine());
|
|
MachineState *machine = MACHINE(qdev_get_machine());
|
|
MachineClass *mc = MACHINE_GET_CLASS(machine);
|
|
MachineClass *mc = MACHINE_GET_CLASS(machine);
|
|
const CPUArchIdList *id_list;
|
|
const CPUArchIdList *id_list;
|
|
- int i;
|
|
|
|
|
|
+ int i, pin;
|
|
|
|
|
|
assert(mc->possible_cpu_arch_ids);
|
|
assert(mc->possible_cpu_arch_ids);
|
|
id_list = mc->possible_cpu_arch_ids(machine);
|
|
id_list = mc->possible_cpu_arch_ids(machine);
|
|
@@ -30,6 +30,10 @@ static void loongarch_extioi_common_realize(DeviceState *dev, Error **errp)
|
|
for (i = 0; i < s->num_cpu; i++) {
|
|
for (i = 0; i < s->num_cpu; i++) {
|
|
s->cpu[i].arch_id = id_list->cpus[i].arch_id;
|
|
s->cpu[i].arch_id = id_list->cpus[i].arch_id;
|
|
s->cpu[i].cpu = CPU(id_list->cpus[i].cpu);
|
|
s->cpu[i].cpu = CPU(id_list->cpus[i].cpu);
|
|
|
|
+
|
|
|
|
+ for (pin = 0; pin < LS3A_INTC_IP; pin++) {
|
|
|
|
+ qdev_init_gpio_out(dev, &s->cpu[i].parent_irq[pin], 1);
|
|
|
|
+ }
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
|