|
@@ -9,6 +9,7 @@
|
|
|
*/
|
|
|
|
|
|
#include "qemu/osdep.h"
|
|
|
+#include "qemu/log.h"
|
|
|
#include "hw/hw.h"
|
|
|
#include "hw/irq.h"
|
|
|
#include "hw/qdev-properties.h"
|
|
@@ -268,7 +269,8 @@ static uint64_t pxa2xx_dma_read(void *opaque, hwaddr offset,
|
|
|
unsigned int channel;
|
|
|
|
|
|
if (size != 4) {
|
|
|
- hw_error("%s: Bad access width\n", __func__);
|
|
|
+ qemu_log_mask(LOG_GUEST_ERROR, "%s: Bad access width %u\n",
|
|
|
+ __func__, size);
|
|
|
return 5;
|
|
|
}
|
|
|
|
|
@@ -315,8 +317,8 @@ static uint64_t pxa2xx_dma_read(void *opaque, hwaddr offset,
|
|
|
return s->chan[channel].cmd;
|
|
|
}
|
|
|
}
|
|
|
-
|
|
|
- hw_error("%s: Bad offset 0x" TARGET_FMT_plx "\n", __func__, offset);
|
|
|
+ qemu_log_mask(LOG_GUEST_ERROR, "%s: Bad offset 0x%" HWADDR_PRIX "\n",
|
|
|
+ __func__, offset);
|
|
|
return 7;
|
|
|
}
|
|
|
|
|
@@ -327,7 +329,8 @@ static void pxa2xx_dma_write(void *opaque, hwaddr offset,
|
|
|
unsigned int channel;
|
|
|
|
|
|
if (size != 4) {
|
|
|
- hw_error("%s: Bad access width\n", __func__);
|
|
|
+ qemu_log_mask(LOG_GUEST_ERROR, "%s: Bad access width %u\n",
|
|
|
+ __func__, size);
|
|
|
return;
|
|
|
}
|
|
|
|
|
@@ -420,7 +423,8 @@ static void pxa2xx_dma_write(void *opaque, hwaddr offset,
|
|
|
break;
|
|
|
}
|
|
|
fail:
|
|
|
- hw_error("%s: Bad offset " TARGET_FMT_plx "\n", __func__, offset);
|
|
|
+ qemu_log_mask(LOG_GUEST_ERROR, "%s: Bad offset 0x%" HWADDR_PRIX "\n",
|
|
|
+ __func__, offset);
|
|
|
}
|
|
|
}
|
|
|
|