|
@@ -99,6 +99,11 @@ void cpu_address_space_init(CPUState *cpu, int asidx,
|
|
|
|
|
|
#if !defined(CONFIG_USER_ONLY) && defined(CONFIG_TCG)
|
|
#if !defined(CONFIG_USER_ONLY) && defined(CONFIG_TCG)
|
|
/* cputlb.c */
|
|
/* cputlb.c */
|
|
|
|
+/**
|
|
|
|
+ * tlb_init - initialize a CPU's TLB
|
|
|
|
+ * @cpu: CPU whose TLB should be initialized
|
|
|
|
+ */
|
|
|
|
+void tlb_init(CPUState *cpu);
|
|
/**
|
|
/**
|
|
* tlb_flush_page:
|
|
* tlb_flush_page:
|
|
* @cpu: CPU whose TLB should be flushed
|
|
* @cpu: CPU whose TLB should be flushed
|
|
@@ -258,6 +263,9 @@ void tlb_set_page(CPUState *cpu, target_ulong vaddr,
|
|
void probe_write(CPUArchState *env, target_ulong addr, int size, int mmu_idx,
|
|
void probe_write(CPUArchState *env, target_ulong addr, int size, int mmu_idx,
|
|
uintptr_t retaddr);
|
|
uintptr_t retaddr);
|
|
#else
|
|
#else
|
|
|
|
+static inline void tlb_init(CPUState *cpu)
|
|
|
|
+{
|
|
|
|
+}
|
|
static inline void tlb_flush_page(CPUState *cpu, target_ulong addr)
|
|
static inline void tlb_flush_page(CPUState *cpu, target_ulong addr)
|
|
{
|
|
{
|
|
}
|
|
}
|