|
@@ -46,26 +46,8 @@ typedef uint64_t dma_addr_t;
|
|
#define DMA_ADDR_BITS 64
|
|
#define DMA_ADDR_BITS 64
|
|
#define DMA_ADDR_FMT "%" PRIx64
|
|
#define DMA_ADDR_FMT "%" PRIx64
|
|
|
|
|
|
-typedef int DMATranslateFunc(DMAContext *dma,
|
|
|
|
- dma_addr_t addr,
|
|
|
|
- hwaddr *paddr,
|
|
|
|
- hwaddr *len,
|
|
|
|
- DMADirection dir);
|
|
|
|
-typedef void* DMAMapFunc(DMAContext *dma,
|
|
|
|
- dma_addr_t addr,
|
|
|
|
- dma_addr_t *len,
|
|
|
|
- DMADirection dir);
|
|
|
|
-typedef void DMAUnmapFunc(DMAContext *dma,
|
|
|
|
- void *buffer,
|
|
|
|
- dma_addr_t len,
|
|
|
|
- DMADirection dir,
|
|
|
|
- dma_addr_t access_len);
|
|
|
|
-
|
|
|
|
struct DMAContext {
|
|
struct DMAContext {
|
|
AddressSpace *as;
|
|
AddressSpace *as;
|
|
- DMATranslateFunc *translate;
|
|
|
|
- DMAMapFunc *map;
|
|
|
|
- DMAUnmapFunc *unmap;
|
|
|
|
};
|
|
};
|
|
|
|
|
|
/* A global DMA context corresponding to the address_space_memory
|
|
/* A global DMA context corresponding to the address_space_memory
|
|
@@ -98,41 +80,22 @@ static inline void dma_barrier(DMAContext *dma, DMADirection dir)
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
|
|
-static inline bool dma_has_iommu(DMAContext *dma)
|
|
|
|
-{
|
|
|
|
- return dma && dma->translate;
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
/* Checks that the given range of addresses is valid for DMA. This is
|
|
/* Checks that the given range of addresses is valid for DMA. This is
|
|
* useful for certain cases, but usually you should just use
|
|
* useful for certain cases, but usually you should just use
|
|
* dma_memory_{read,write}() and check for errors */
|
|
* dma_memory_{read,write}() and check for errors */
|
|
-bool iommu_dma_memory_valid(DMAContext *dma, dma_addr_t addr, dma_addr_t len,
|
|
|
|
- DMADirection dir);
|
|
|
|
static inline bool dma_memory_valid(DMAContext *dma,
|
|
static inline bool dma_memory_valid(DMAContext *dma,
|
|
dma_addr_t addr, dma_addr_t len,
|
|
dma_addr_t addr, dma_addr_t len,
|
|
DMADirection dir)
|
|
DMADirection dir)
|
|
{
|
|
{
|
|
- if (!dma_has_iommu(dma)) {
|
|
|
|
- return address_space_access_valid(dma->as, addr, len,
|
|
|
|
- dir == DMA_DIRECTION_FROM_DEVICE);
|
|
|
|
- } else {
|
|
|
|
- return iommu_dma_memory_valid(dma, addr, len, dir);
|
|
|
|
- }
|
|
|
|
|
|
+ return address_space_access_valid(dma->as, addr, len,
|
|
|
|
+ dir == DMA_DIRECTION_FROM_DEVICE);
|
|
}
|
|
}
|
|
|
|
|
|
-int iommu_dma_memory_rw(DMAContext *dma, dma_addr_t addr,
|
|
|
|
- void *buf, dma_addr_t len, DMADirection dir);
|
|
|
|
static inline int dma_memory_rw_relaxed(DMAContext *dma, dma_addr_t addr,
|
|
static inline int dma_memory_rw_relaxed(DMAContext *dma, dma_addr_t addr,
|
|
void *buf, dma_addr_t len,
|
|
void *buf, dma_addr_t len,
|
|
DMADirection dir)
|
|
DMADirection dir)
|
|
{
|
|
{
|
|
- if (!dma_has_iommu(dma)) {
|
|
|
|
- /* Fast-path for no IOMMU */
|
|
|
|
- address_space_rw(dma->as, addr, buf, len, dir == DMA_DIRECTION_FROM_DEVICE);
|
|
|
|
- return 0;
|
|
|
|
- } else {
|
|
|
|
- return iommu_dma_memory_rw(dma, addr, buf, len, dir);
|
|
|
|
- }
|
|
|
|
|
|
+ return address_space_rw(dma->as, addr, buf, len, dir == DMA_DIRECTION_FROM_DEVICE);
|
|
}
|
|
}
|
|
|
|
|
|
static inline int dma_memory_read_relaxed(DMAContext *dma, dma_addr_t addr,
|
|
static inline int dma_memory_read_relaxed(DMAContext *dma, dma_addr_t addr,
|
|
@@ -170,43 +133,26 @@ static inline int dma_memory_write(DMAContext *dma, dma_addr_t addr,
|
|
DMA_DIRECTION_FROM_DEVICE);
|
|
DMA_DIRECTION_FROM_DEVICE);
|
|
}
|
|
}
|
|
|
|
|
|
-int iommu_dma_memory_set(DMAContext *dma, dma_addr_t addr, uint8_t c,
|
|
|
|
- dma_addr_t len);
|
|
|
|
-
|
|
|
|
int dma_memory_set(DMAContext *dma, dma_addr_t addr, uint8_t c, dma_addr_t len);
|
|
int dma_memory_set(DMAContext *dma, dma_addr_t addr, uint8_t c, dma_addr_t len);
|
|
|
|
|
|
-void *iommu_dma_memory_map(DMAContext *dma,
|
|
|
|
- dma_addr_t addr, dma_addr_t *len,
|
|
|
|
- DMADirection dir);
|
|
|
|
static inline void *dma_memory_map(DMAContext *dma,
|
|
static inline void *dma_memory_map(DMAContext *dma,
|
|
dma_addr_t addr, dma_addr_t *len,
|
|
dma_addr_t addr, dma_addr_t *len,
|
|
DMADirection dir)
|
|
DMADirection dir)
|
|
{
|
|
{
|
|
- if (!dma_has_iommu(dma)) {
|
|
|
|
- hwaddr xlen = *len;
|
|
|
|
- void *p;
|
|
|
|
-
|
|
|
|
- p = address_space_map(dma->as, addr, &xlen, dir == DMA_DIRECTION_FROM_DEVICE);
|
|
|
|
- *len = xlen;
|
|
|
|
- return p;
|
|
|
|
- } else {
|
|
|
|
- return iommu_dma_memory_map(dma, addr, len, dir);
|
|
|
|
- }
|
|
|
|
|
|
+ hwaddr xlen = *len;
|
|
|
|
+ void *p;
|
|
|
|
+
|
|
|
|
+ p = address_space_map(dma->as, addr, &xlen, dir == DMA_DIRECTION_FROM_DEVICE);
|
|
|
|
+ *len = xlen;
|
|
|
|
+ return p;
|
|
}
|
|
}
|
|
|
|
|
|
-void iommu_dma_memory_unmap(DMAContext *dma,
|
|
|
|
- void *buffer, dma_addr_t len,
|
|
|
|
- DMADirection dir, dma_addr_t access_len);
|
|
|
|
static inline void dma_memory_unmap(DMAContext *dma,
|
|
static inline void dma_memory_unmap(DMAContext *dma,
|
|
void *buffer, dma_addr_t len,
|
|
void *buffer, dma_addr_t len,
|
|
DMADirection dir, dma_addr_t access_len)
|
|
DMADirection dir, dma_addr_t access_len)
|
|
{
|
|
{
|
|
- if (!dma_has_iommu(dma)) {
|
|
|
|
- address_space_unmap(dma->as, buffer, (hwaddr)len,
|
|
|
|
- dir == DMA_DIRECTION_FROM_DEVICE, access_len);
|
|
|
|
- } else {
|
|
|
|
- iommu_dma_memory_unmap(dma, buffer, len, dir, access_len);
|
|
|
|
- }
|
|
|
|
|
|
+ address_space_unmap(dma->as, buffer, (hwaddr)len,
|
|
|
|
+ dir == DMA_DIRECTION_FROM_DEVICE, access_len);
|
|
}
|
|
}
|
|
|
|
|
|
#define DEFINE_LDST_DMA(_lname, _sname, _bits, _end) \
|
|
#define DEFINE_LDST_DMA(_lname, _sname, _bits, _end) \
|
|
@@ -247,8 +193,7 @@ DEFINE_LDST_DMA(q, q, 64, be);
|
|
|
|
|
|
#undef DEFINE_LDST_DMA
|
|
#undef DEFINE_LDST_DMA
|
|
|
|
|
|
-void dma_context_init(DMAContext *dma, AddressSpace *as, DMATranslateFunc translate,
|
|
|
|
- DMAMapFunc map, DMAUnmapFunc unmap);
|
|
|
|
|
|
+void dma_context_init(DMAContext *dma, AddressSpace *as);
|
|
|
|
|
|
struct ScatterGatherEntry {
|
|
struct ScatterGatherEntry {
|
|
dma_addr_t base;
|
|
dma_addr_t base;
|