|
@@ -0,0 +1,50 @@
|
|
|
|
+/*
|
|
|
|
+ * QEMU MicroBlaze CPU interrupt wrapper logic.
|
|
|
|
+ *
|
|
|
|
+ * Copyright (c) 2009 Edgar E. Iglesias, Axis Communications AB.
|
|
|
|
+ *
|
|
|
|
+ * Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
+ * of this software and associated documentation files (the "Software"), to deal
|
|
|
|
+ * in the Software without restriction, including without limitation the rights
|
|
|
|
+ * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
+ * copies of the Software, and to permit persons to whom the Software is
|
|
|
|
+ * furnished to do so, subject to the following conditions:
|
|
|
|
+ *
|
|
|
|
+ * The above copyright notice and this permission notice shall be included in
|
|
|
|
+ * all copies or substantial portions of the Software.
|
|
|
|
+ *
|
|
|
|
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
+ * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
+ * THE SOFTWARE.
|
|
|
|
+ */
|
|
|
|
+
|
|
|
|
+#include "hw.h"
|
|
|
|
+#include "pc.h"
|
|
|
|
+
|
|
|
|
+#define D(x)
|
|
|
|
+
|
|
|
|
+void pic_info(Monitor *mon)
|
|
|
|
+{}
|
|
|
|
+void irq_info(Monitor *mon)
|
|
|
|
+{}
|
|
|
|
+
|
|
|
|
+static void microblaze_pic_cpu_handler(void *opaque, int irq, int level)
|
|
|
|
+{
|
|
|
|
+ CPUState *env = (CPUState *)opaque;
|
|
|
|
+ int type = irq ? CPU_INTERRUPT_NMI : CPU_INTERRUPT_HARD;
|
|
|
|
+
|
|
|
|
+ if (level)
|
|
|
|
+ cpu_interrupt(env, type);
|
|
|
|
+ else
|
|
|
|
+ cpu_reset_interrupt(env, type);
|
|
|
|
+}
|
|
|
|
+
|
|
|
|
+qemu_irq *microblaze_pic_init_cpu(CPUState *env);
|
|
|
|
+qemu_irq *microblaze_pic_init_cpu(CPUState *env)
|
|
|
|
+{
|
|
|
|
+ return qemu_allocate_irqs(microblaze_pic_cpu_handler, env, 2);
|
|
|
|
+}
|