|
@@ -204,23 +204,6 @@ void target_disas(FILE *out, CPUState *cpu, target_ulong code,
|
|
|
cc->disas_set_info(cpu, &s.info);
|
|
|
}
|
|
|
|
|
|
-#if defined(TARGET_PPC)
|
|
|
- if ((flags >> 16) & 1) {
|
|
|
- s.info.endian = BFD_ENDIAN_LITTLE;
|
|
|
- }
|
|
|
- if (flags & 0xFFFF) {
|
|
|
- /* If we have a precise definition of the instruction set, use it. */
|
|
|
- s.info.mach = flags & 0xFFFF;
|
|
|
- } else {
|
|
|
-#ifdef TARGET_PPC64
|
|
|
- s.info.mach = bfd_mach_ppc64;
|
|
|
-#else
|
|
|
- s.info.mach = bfd_mach_ppc;
|
|
|
-#endif
|
|
|
- }
|
|
|
- s.info.disassembler_options = (char *)"any";
|
|
|
- s.info.print_insn = print_insn_ppc;
|
|
|
-#endif
|
|
|
if (s.info.print_insn == NULL) {
|
|
|
s.info.print_insn = print_insn_od_target;
|
|
|
}
|
|
@@ -380,22 +363,6 @@ void monitor_disas(Monitor *mon, CPUState *cpu,
|
|
|
cc->disas_set_info(cpu, &s.info);
|
|
|
}
|
|
|
|
|
|
-#if defined(TARGET_PPC)
|
|
|
- if (flags & 0xFFFF) {
|
|
|
- /* If we have a precise definition of the instruction set, use it. */
|
|
|
- s.info.mach = flags & 0xFFFF;
|
|
|
- } else {
|
|
|
-#ifdef TARGET_PPC64
|
|
|
- s.info.mach = bfd_mach_ppc64;
|
|
|
-#else
|
|
|
- s.info.mach = bfd_mach_ppc;
|
|
|
-#endif
|
|
|
- }
|
|
|
- if ((flags >> 16) & 1) {
|
|
|
- s.info.endian = BFD_ENDIAN_LITTLE;
|
|
|
- }
|
|
|
- s.info.print_insn = print_insn_ppc;
|
|
|
-#endif
|
|
|
if (!s.info.print_insn) {
|
|
|
monitor_printf(mon, "0x" TARGET_FMT_lx
|
|
|
": Asm output not supported on this arch\n", pc);
|