|
@@ -0,0 +1,54 @@
|
|
|
+/*
|
|
|
+ * Xilinx Zynq cadence TTC model
|
|
|
+ *
|
|
|
+ * Copyright (c) 2011 Xilinx Inc.
|
|
|
+ * Copyright (c) 2012 Peter A.G. Crosthwaite (peter.crosthwaite@petalogix.com)
|
|
|
+ * Copyright (c) 2012 PetaLogix Pty Ltd.
|
|
|
+ * Written By Haibing Ma
|
|
|
+ * M. Habib
|
|
|
+ *
|
|
|
+ * This program is free software; you can redistribute it and/or
|
|
|
+ * modify it under the terms of the GNU General Public License
|
|
|
+ * as published by the Free Software Foundation; either version
|
|
|
+ * 2 of the License, or (at your option) any later version.
|
|
|
+ *
|
|
|
+ * You should have received a copy of the GNU General Public License along
|
|
|
+ * with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
|
+ */
|
|
|
+#ifndef HW_TIMER_CADENCE_TTC_H
|
|
|
+#define HW_TIMER_CADENCE_TTC_H
|
|
|
+
|
|
|
+#include "hw/sysbus.h"
|
|
|
+#include "qemu/timer.h"
|
|
|
+
|
|
|
+typedef struct {
|
|
|
+ QEMUTimer *timer;
|
|
|
+ int freq;
|
|
|
+
|
|
|
+ uint32_t reg_clock;
|
|
|
+ uint32_t reg_count;
|
|
|
+ uint32_t reg_value;
|
|
|
+ uint16_t reg_interval;
|
|
|
+ uint16_t reg_match[3];
|
|
|
+ uint32_t reg_intr;
|
|
|
+ uint32_t reg_intr_en;
|
|
|
+ uint32_t reg_event_ctrl;
|
|
|
+ uint32_t reg_event;
|
|
|
+
|
|
|
+ uint64_t cpu_time;
|
|
|
+ unsigned int cpu_time_valid;
|
|
|
+
|
|
|
+ qemu_irq irq;
|
|
|
+} CadenceTimerState;
|
|
|
+
|
|
|
+#define TYPE_CADENCE_TTC "cadence_ttc"
|
|
|
+OBJECT_DECLARE_SIMPLE_TYPE(CadenceTTCState, CADENCE_TTC)
|
|
|
+
|
|
|
+struct CadenceTTCState {
|
|
|
+ SysBusDevice parent_obj;
|
|
|
+
|
|
|
+ MemoryRegion iomem;
|
|
|
+ CadenceTimerState timer[3];
|
|
|
+};
|
|
|
+
|
|
|
+#endif
|