|
@@ -42,6 +42,7 @@
|
|
|
#include "trace/control.h"
|
|
|
|
|
|
#include "host-os.h"
|
|
|
+#include "target_arch_cpu.h"
|
|
|
|
|
|
#include <sys/sysctl.h>
|
|
|
|
|
@@ -83,178 +84,11 @@ void fork_end(int child)
|
|
|
}
|
|
|
}
|
|
|
|
|
|
-#ifdef TARGET_I386
|
|
|
-/***********************************************************/
|
|
|
-/* CPUX86 core interface */
|
|
|
-
|
|
|
-static void write_dt(void *ptr, unsigned long addr, unsigned long limit,
|
|
|
- int flags)
|
|
|
-{
|
|
|
- unsigned int e1, e2;
|
|
|
- uint32_t *p;
|
|
|
- e1 = (addr << 16) | (limit & 0xffff);
|
|
|
- e2 = ((addr >> 16) & 0xff) | (addr & 0xff000000) | (limit & 0x000f0000);
|
|
|
- e2 |= flags;
|
|
|
- p = ptr;
|
|
|
- p[0] = tswap32(e1);
|
|
|
- p[1] = tswap32(e2);
|
|
|
-}
|
|
|
-
|
|
|
-static uint64_t *idt_table;
|
|
|
-#ifdef TARGET_X86_64
|
|
|
-static void set_gate64(void *ptr, unsigned int type, unsigned int dpl,
|
|
|
- uint64_t addr, unsigned int sel)
|
|
|
-{
|
|
|
- uint32_t *p, e1, e2;
|
|
|
- e1 = (addr & 0xffff) | (sel << 16);
|
|
|
- e2 = (addr & 0xffff0000) | 0x8000 | (dpl << 13) | (type << 8);
|
|
|
- p = ptr;
|
|
|
- p[0] = tswap32(e1);
|
|
|
- p[1] = tswap32(e2);
|
|
|
- p[2] = tswap32(addr >> 32);
|
|
|
- p[3] = 0;
|
|
|
-}
|
|
|
-/* only dpl matters as we do only user space emulation */
|
|
|
-static void set_idt(int n, unsigned int dpl)
|
|
|
-{
|
|
|
- set_gate64(idt_table + n * 2, 0, dpl, 0, 0);
|
|
|
-}
|
|
|
-#else
|
|
|
-static void set_gate(void *ptr, unsigned int type, unsigned int dpl,
|
|
|
- uint32_t addr, unsigned int sel)
|
|
|
+void cpu_loop(CPUArchState *env)
|
|
|
{
|
|
|
- uint32_t *p, e1, e2;
|
|
|
- e1 = (addr & 0xffff) | (sel << 16);
|
|
|
- e2 = (addr & 0xffff0000) | 0x8000 | (dpl << 13) | (type << 8);
|
|
|
- p = ptr;
|
|
|
- p[0] = tswap32(e1);
|
|
|
- p[1] = tswap32(e2);
|
|
|
+ target_cpu_loop(env);
|
|
|
}
|
|
|
|
|
|
-/* only dpl matters as we do only user space emulation */
|
|
|
-static void set_idt(int n, unsigned int dpl)
|
|
|
-{
|
|
|
- set_gate(idt_table + n, 0, dpl, 0, 0);
|
|
|
-}
|
|
|
-#endif
|
|
|
-
|
|
|
-void cpu_loop(CPUX86State *env)
|
|
|
-{
|
|
|
- CPUState *cs = env_cpu(env);
|
|
|
- int trapnr;
|
|
|
- abi_ulong pc;
|
|
|
- /* target_siginfo_t info; */
|
|
|
-
|
|
|
- for (;;) {
|
|
|
- cpu_exec_start(cs);
|
|
|
- trapnr = cpu_exec(cs);
|
|
|
- cpu_exec_end(cs);
|
|
|
- process_queued_cpu_work(cs);
|
|
|
-
|
|
|
- switch (trapnr) {
|
|
|
- case 0x80:
|
|
|
- /* syscall from int $0x80 */
|
|
|
- if (bsd_type == target_freebsd) {
|
|
|
- abi_ulong params = (abi_ulong) env->regs[R_ESP] +
|
|
|
- sizeof(int32_t);
|
|
|
- int32_t syscall_nr = env->regs[R_EAX];
|
|
|
- int32_t arg1, arg2, arg3, arg4, arg5, arg6, arg7, arg8;
|
|
|
-
|
|
|
- if (syscall_nr == TARGET_FREEBSD_NR_syscall) {
|
|
|
- get_user_s32(syscall_nr, params);
|
|
|
- params += sizeof(int32_t);
|
|
|
- } else if (syscall_nr == TARGET_FREEBSD_NR___syscall) {
|
|
|
- get_user_s32(syscall_nr, params);
|
|
|
- params += sizeof(int64_t);
|
|
|
- }
|
|
|
- get_user_s32(arg1, params);
|
|
|
- params += sizeof(int32_t);
|
|
|
- get_user_s32(arg2, params);
|
|
|
- params += sizeof(int32_t);
|
|
|
- get_user_s32(arg3, params);
|
|
|
- params += sizeof(int32_t);
|
|
|
- get_user_s32(arg4, params);
|
|
|
- params += sizeof(int32_t);
|
|
|
- get_user_s32(arg5, params);
|
|
|
- params += sizeof(int32_t);
|
|
|
- get_user_s32(arg6, params);
|
|
|
- params += sizeof(int32_t);
|
|
|
- get_user_s32(arg7, params);
|
|
|
- params += sizeof(int32_t);
|
|
|
- get_user_s32(arg8, params);
|
|
|
- env->regs[R_EAX] = do_freebsd_syscall(env,
|
|
|
- syscall_nr,
|
|
|
- arg1,
|
|
|
- arg2,
|
|
|
- arg3,
|
|
|
- arg4,
|
|
|
- arg5,
|
|
|
- arg6,
|
|
|
- arg7,
|
|
|
- arg8);
|
|
|
- } else { /* if (bsd_type == target_openbsd) */
|
|
|
- env->regs[R_EAX] = do_openbsd_syscall(env,
|
|
|
- env->regs[R_EAX],
|
|
|
- env->regs[R_EBX],
|
|
|
- env->regs[R_ECX],
|
|
|
- env->regs[R_EDX],
|
|
|
- env->regs[R_ESI],
|
|
|
- env->regs[R_EDI],
|
|
|
- env->regs[R_EBP]);
|
|
|
- }
|
|
|
- if (((abi_ulong)env->regs[R_EAX]) >= (abi_ulong)(-515)) {
|
|
|
- env->regs[R_EAX] = -env->regs[R_EAX];
|
|
|
- env->eflags |= CC_C;
|
|
|
- } else {
|
|
|
- env->eflags &= ~CC_C;
|
|
|
- }
|
|
|
- break;
|
|
|
-#ifndef TARGET_ABI32
|
|
|
- case EXCP_SYSCALL:
|
|
|
- /* syscall from syscall instruction */
|
|
|
- if (bsd_type == target_freebsd) {
|
|
|
- env->regs[R_EAX] = do_freebsd_syscall(env,
|
|
|
- env->regs[R_EAX],
|
|
|
- env->regs[R_EDI],
|
|
|
- env->regs[R_ESI],
|
|
|
- env->regs[R_EDX],
|
|
|
- env->regs[R_ECX],
|
|
|
- env->regs[8],
|
|
|
- env->regs[9], 0, 0);
|
|
|
- } else { /* if (bsd_type == target_openbsd) */
|
|
|
- env->regs[R_EAX] = do_openbsd_syscall(env,
|
|
|
- env->regs[R_EAX],
|
|
|
- env->regs[R_EDI],
|
|
|
- env->regs[R_ESI],
|
|
|
- env->regs[R_EDX],
|
|
|
- env->regs[10],
|
|
|
- env->regs[8],
|
|
|
- env->regs[9]);
|
|
|
- }
|
|
|
- env->eip = env->exception_next_eip;
|
|
|
- if (((abi_ulong)env->regs[R_EAX]) >= (abi_ulong)(-515)) {
|
|
|
- env->regs[R_EAX] = -env->regs[R_EAX];
|
|
|
- env->eflags |= CC_C;
|
|
|
- } else {
|
|
|
- env->eflags &= ~CC_C;
|
|
|
- }
|
|
|
- break;
|
|
|
-#endif
|
|
|
- case EXCP_INTERRUPT:
|
|
|
- /* just indicate that signals should be handled asap */
|
|
|
- break;
|
|
|
- default:
|
|
|
- pc = env->segs[R_CS].base + env->eip;
|
|
|
- fprintf(stderr,
|
|
|
- "qemu: 0x%08lx: unhandled CPU exception 0x%x - aborting\n",
|
|
|
- (long)pc, trapnr);
|
|
|
- abort();
|
|
|
- }
|
|
|
- process_pending_signals(env);
|
|
|
- }
|
|
|
-}
|
|
|
-#endif
|
|
|
-
|
|
|
static void usage(void)
|
|
|
{
|
|
|
printf("qemu-" TARGET_NAME " version " QEMU_FULL_VERSION
|
|
@@ -353,7 +187,7 @@ int main(int argc, char **argv)
|
|
|
struct target_pt_regs regs1, *regs = ®s1;
|
|
|
struct image_info info1, *info = &info1;
|
|
|
struct bsd_binprm bprm;
|
|
|
- TaskState ts1, *ts = &ts1;
|
|
|
+ TaskState *ts;
|
|
|
CPUArchState *env;
|
|
|
CPUState *cpu;
|
|
|
int optind, rv;
|
|
@@ -521,18 +355,11 @@ int main(int argc, char **argv)
|
|
|
init_paths(interp_prefix);
|
|
|
|
|
|
if (cpu_model == NULL) {
|
|
|
-#if defined(TARGET_I386)
|
|
|
-#ifdef TARGET_X86_64
|
|
|
- cpu_model = "qemu64";
|
|
|
-#else
|
|
|
- cpu_model = "qemu32";
|
|
|
-#endif
|
|
|
-#else
|
|
|
- cpu_model = "any";
|
|
|
-#endif
|
|
|
+ cpu_model = TARGET_DEFAULT_CPU_MODEL;
|
|
|
}
|
|
|
|
|
|
cpu_type = parse_cpu_option(cpu_model);
|
|
|
+
|
|
|
/* init tcg before creating CPUs and to get qemu_host_page_size */
|
|
|
{
|
|
|
AccelClass *ac = ACCEL_GET_CLASS(current_accel());
|
|
@@ -587,6 +414,13 @@ int main(int argc, char **argv)
|
|
|
qemu_log("entry 0x" TARGET_ABI_FMT_lx "\n", info->entry);
|
|
|
}
|
|
|
|
|
|
+ /* build Task State */
|
|
|
+ ts = g_new0(TaskState, 1);
|
|
|
+ init_task_state(ts);
|
|
|
+ ts->info = info;
|
|
|
+ ts->bprm = &bprm;
|
|
|
+ cpu->opaque = ts;
|
|
|
+
|
|
|
target_set_brk(info->brk);
|
|
|
syscall_init();
|
|
|
signal_init();
|
|
@@ -598,130 +432,7 @@ int main(int argc, char **argv)
|
|
|
*/
|
|
|
tcg_prologue_init(tcg_ctx);
|
|
|
|
|
|
- /* build Task State */
|
|
|
- memset(ts, 0, sizeof(TaskState));
|
|
|
- init_task_state(ts);
|
|
|
- ts->info = info;
|
|
|
- cpu->opaque = ts;
|
|
|
-
|
|
|
-#if defined(TARGET_I386)
|
|
|
- env->cr[0] = CR0_PG_MASK | CR0_WP_MASK | CR0_PE_MASK;
|
|
|
- env->hflags |= HF_PE_MASK | HF_CPL_MASK;
|
|
|
- if (env->features[FEAT_1_EDX] & CPUID_SSE) {
|
|
|
- env->cr[4] |= CR4_OSFXSR_MASK;
|
|
|
- env->hflags |= HF_OSFXSR_MASK;
|
|
|
- }
|
|
|
-#ifndef TARGET_ABI32
|
|
|
- /* enable 64 bit mode if possible */
|
|
|
- if (!(env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_LM)) {
|
|
|
- fprintf(stderr, "The selected x86 CPU does not support 64 bit mode\n");
|
|
|
- exit(1);
|
|
|
- }
|
|
|
- env->cr[4] |= CR4_PAE_MASK;
|
|
|
- env->efer |= MSR_EFER_LMA | MSR_EFER_LME;
|
|
|
- env->hflags |= HF_LMA_MASK;
|
|
|
-#endif
|
|
|
-
|
|
|
- /* flags setup : we activate the IRQs by default as in user mode */
|
|
|
- env->eflags |= IF_MASK;
|
|
|
-
|
|
|
- /* linux register setup */
|
|
|
-#ifndef TARGET_ABI32
|
|
|
- env->regs[R_EAX] = regs->rax;
|
|
|
- env->regs[R_EBX] = regs->rbx;
|
|
|
- env->regs[R_ECX] = regs->rcx;
|
|
|
- env->regs[R_EDX] = regs->rdx;
|
|
|
- env->regs[R_ESI] = regs->rsi;
|
|
|
- env->regs[R_EDI] = regs->rdi;
|
|
|
- env->regs[R_EBP] = regs->rbp;
|
|
|
- env->regs[R_ESP] = regs->rsp;
|
|
|
- env->eip = regs->rip;
|
|
|
-#else
|
|
|
- env->regs[R_EAX] = regs->eax;
|
|
|
- env->regs[R_EBX] = regs->ebx;
|
|
|
- env->regs[R_ECX] = regs->ecx;
|
|
|
- env->regs[R_EDX] = regs->edx;
|
|
|
- env->regs[R_ESI] = regs->esi;
|
|
|
- env->regs[R_EDI] = regs->edi;
|
|
|
- env->regs[R_EBP] = regs->ebp;
|
|
|
- env->regs[R_ESP] = regs->esp;
|
|
|
- env->eip = regs->eip;
|
|
|
-#endif
|
|
|
-
|
|
|
- /* linux interrupt setup */
|
|
|
-#ifndef TARGET_ABI32
|
|
|
- env->idt.limit = 511;
|
|
|
-#else
|
|
|
- env->idt.limit = 255;
|
|
|
-#endif
|
|
|
- env->idt.base = target_mmap(0, sizeof(uint64_t) * (env->idt.limit + 1),
|
|
|
- PROT_READ | PROT_WRITE,
|
|
|
- MAP_ANONYMOUS | MAP_PRIVATE, -1, 0);
|
|
|
- idt_table = g2h_untagged(env->idt.base);
|
|
|
- set_idt(0, 0);
|
|
|
- set_idt(1, 0);
|
|
|
- set_idt(2, 0);
|
|
|
- set_idt(3, 3);
|
|
|
- set_idt(4, 3);
|
|
|
- set_idt(5, 0);
|
|
|
- set_idt(6, 0);
|
|
|
- set_idt(7, 0);
|
|
|
- set_idt(8, 0);
|
|
|
- set_idt(9, 0);
|
|
|
- set_idt(10, 0);
|
|
|
- set_idt(11, 0);
|
|
|
- set_idt(12, 0);
|
|
|
- set_idt(13, 0);
|
|
|
- set_idt(14, 0);
|
|
|
- set_idt(15, 0);
|
|
|
- set_idt(16, 0);
|
|
|
- set_idt(17, 0);
|
|
|
- set_idt(18, 0);
|
|
|
- set_idt(19, 0);
|
|
|
- set_idt(0x80, 3);
|
|
|
-
|
|
|
- /* linux segment setup */
|
|
|
- {
|
|
|
- uint64_t *gdt_table;
|
|
|
- env->gdt.base = target_mmap(0, sizeof(uint64_t) * TARGET_GDT_ENTRIES,
|
|
|
- PROT_READ | PROT_WRITE,
|
|
|
- MAP_ANONYMOUS | MAP_PRIVATE, -1, 0);
|
|
|
- env->gdt.limit = sizeof(uint64_t) * TARGET_GDT_ENTRIES - 1;
|
|
|
- gdt_table = g2h_untagged(env->gdt.base);
|
|
|
-#ifdef TARGET_ABI32
|
|
|
- write_dt(&gdt_table[__USER_CS >> 3], 0, 0xfffff,
|
|
|
- DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
|
|
|
- (3 << DESC_DPL_SHIFT) | (0xa << DESC_TYPE_SHIFT));
|
|
|
-#else
|
|
|
- /* 64 bit code segment */
|
|
|
- write_dt(&gdt_table[__USER_CS >> 3], 0, 0xfffff,
|
|
|
- DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
|
|
|
- DESC_L_MASK |
|
|
|
- (3 << DESC_DPL_SHIFT) | (0xa << DESC_TYPE_SHIFT));
|
|
|
-#endif
|
|
|
- write_dt(&gdt_table[__USER_DS >> 3], 0, 0xfffff,
|
|
|
- DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
|
|
|
- (3 << DESC_DPL_SHIFT) | (0x2 << DESC_TYPE_SHIFT));
|
|
|
- }
|
|
|
-
|
|
|
- cpu_x86_load_seg(env, R_CS, __USER_CS);
|
|
|
- cpu_x86_load_seg(env, R_SS, __USER_DS);
|
|
|
-#ifdef TARGET_ABI32
|
|
|
- cpu_x86_load_seg(env, R_DS, __USER_DS);
|
|
|
- cpu_x86_load_seg(env, R_ES, __USER_DS);
|
|
|
- cpu_x86_load_seg(env, R_FS, __USER_DS);
|
|
|
- cpu_x86_load_seg(env, R_GS, __USER_DS);
|
|
|
- /* This hack makes Wine work... */
|
|
|
- env->segs[R_FS].selector = 0;
|
|
|
-#else
|
|
|
- cpu_x86_load_seg(env, R_DS, 0);
|
|
|
- cpu_x86_load_seg(env, R_ES, 0);
|
|
|
- cpu_x86_load_seg(env, R_FS, 0);
|
|
|
- cpu_x86_load_seg(env, R_GS, 0);
|
|
|
-#endif
|
|
|
-#else
|
|
|
-#error unsupported target CPU
|
|
|
-#endif
|
|
|
+ target_cpu_init(env, regs);
|
|
|
|
|
|
if (gdbstub) {
|
|
|
gdbserver_start(gdbstub);
|