123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104 |
- //===- RegisterUsageInfo.cpp - Register Usage Informartion Storage --------===//
- //
- // The LLVM Compiler Infrastructure
- //
- // This file is distributed under the University of Illinois Open Source
- // License. See LICENSE.TXT for details.
- //
- //===----------------------------------------------------------------------===//
- ///
- /// This pass is required to take advantage of the interprocedural register
- /// allocation infrastructure.
- ///
- //===----------------------------------------------------------------------===//
- #include "llvm/ADT/SmallVector.h"
- #include "llvm/CodeGen/RegisterUsageInfo.h"
- #include "llvm/CodeGen/MachineOperand.h"
- #include "llvm/IR/Function.h"
- #include "llvm/IR/Module.h"
- #include "llvm/Pass.h"
- #include "llvm/Support/CommandLine.h"
- #include "llvm/Support/raw_ostream.h"
- #include "llvm/Target/TargetMachine.h"
- #include "llvm/Target/TargetRegisterInfo.h"
- #include "llvm/Target/TargetSubtargetInfo.h"
- #include <algorithm>
- #include <cassert>
- #include <cstdint>
- #include <utility>
- #include <vector>
- using namespace llvm;
- #define DEBUG_TYPE "ip-regalloc"
- static cl::opt<bool> DumpRegUsage(
- "print-regusage", cl::init(false), cl::Hidden,
- cl::desc("print register usage details collected for analysis."));
- INITIALIZE_PASS(PhysicalRegisterUsageInfo, "reg-usage-info",
- "Register Usage Informartion Stroage", false, true)
- char PhysicalRegisterUsageInfo::ID = 0;
- void PhysicalRegisterUsageInfo::anchor() {}
- bool PhysicalRegisterUsageInfo::doInitialization(Module &M) {
- RegMasks.grow(M.size());
- return false;
- }
- bool PhysicalRegisterUsageInfo::doFinalization(Module &M) {
- if (DumpRegUsage)
- print(errs());
- RegMasks.shrink_and_clear();
- return false;
- }
- void PhysicalRegisterUsageInfo::storeUpdateRegUsageInfo(
- const Function *FP, std::vector<uint32_t> RegMask) {
- assert(FP != nullptr && "Function * can't be nullptr.");
- RegMasks[FP] = std::move(RegMask);
- }
- const std::vector<uint32_t> *
- PhysicalRegisterUsageInfo::getRegUsageInfo(const Function *FP) {
- auto It = RegMasks.find(FP);
- if (It != RegMasks.end())
- return &(It->second);
- return nullptr;
- }
- void PhysicalRegisterUsageInfo::print(raw_ostream &OS, const Module *M) const {
- const TargetRegisterInfo *TRI;
- using FuncPtrRegMaskPair = std::pair<const Function *, std::vector<uint32_t>>;
- SmallVector<const FuncPtrRegMaskPair *, 64> FPRMPairVector;
- // Create a vector of pointer to RegMasks entries
- for (const auto &RegMask : RegMasks)
- FPRMPairVector.push_back(&RegMask);
- // sort the vector to print analysis in alphabatic order of function name.
- std::sort(
- FPRMPairVector.begin(), FPRMPairVector.end(),
- [](const FuncPtrRegMaskPair *A, const FuncPtrRegMaskPair *B) -> bool {
- return A->first->getName() < B->first->getName();
- });
- for (const FuncPtrRegMaskPair *FPRMPair : FPRMPairVector) {
- OS << FPRMPair->first->getName() << " "
- << "Clobbered Registers: ";
- TRI = TM->getSubtarget<TargetSubtargetInfo>(*(FPRMPair->first))
- .getRegisterInfo();
- for (unsigned PReg = 1, PRegE = TRI->getNumRegs(); PReg < PRegE; ++PReg) {
- if (MachineOperand::clobbersPhysReg(&(FPRMPair->second[0]), PReg))
- OS << TRI->getName(PReg) << " ";
- }
- OS << "\n";
- }
- }
|